Search

Your search keyword '"Packaging Density"' showing total 74 results

Search Constraints

Start Over You searched for: Descriptor "Packaging Density" Remove constraint Descriptor: "Packaging Density" Topic integrated circuit fabrication Remove constraint Topic: integrated circuit fabrication
74 results on '"Packaging Density"'

Search Results

1. Design for packageability: early consideration of packaging from a VLSI designer's viewpoint

2. Overlay high-density interconnect: a chips-first multichip module technology

3. Trends in low-cost, high performance substrate technology

4. Addressing the challenges of advanced packaging and interconnection

5. Multichip packaging - a tutorial

7. Design of multichip modules

8. Polymer dielectrics for multichip module packaging

9. Developing a soft X-ray projection lithography tool

10. Challenges in lithographic materials and processes

11. Polymers in electronics packaging

12. Materials and processing: core competencies and strategic resources

13. Electron beam lithography tool for manufacture of X-ray masks

14. Early history of X-ray lithography at IBM

15. On-chip wiring for VLSI: Status and directions

17. Advanced packaging and interconnection technology

19. Interconnects & packaging: part 1: IC attachments

20. Interconnections and packaging

22. Multichips, optics will be wave of future

23. BiMOS devices give designers the best of two worlds

24. Self-calibration and oversampling make room for more digital circuitry on monolithic ADCs

25. BGAs stepping into high-pin-count role

26. Packaging debate rolls on

27. BGAs are extending their connections

29. New fab process speeds up AT&T's FPGAs; different architecture promised for early next year

30. Three-metal-layer TAB emerges

31. The silicon challenges of the 1990s

32. Thin means power in chip maker's art

33. IBM moves to 'cubing' -- 3D semiconductor technology

34. Very small package hopes for bit IC impact

35. FIM plates temper converter heat

36. Technique boosts 3-D memory density

37. MCMs deployed for use in military DSPs

38. Thin IC packages may be anorexic

39. DTAB mounts speed and power threat

40. Making a case for the proper socket

41. Design tools go the grid-array way

43. Tab Bonding a 200 Lead Die

45. Automated Assembly of Hybrids Using High Density Chip Carriers

46. Packaging paths diverge

47. Venture to help designers test chips; $100 million partnership at Los Alamos lab will develop advanced software

48. Darpa seeks foundry for multichip modules

49. Managing the VLSI Explosion with Silicon Compilation

Catalog

Books, media, physical & digital resources