1. Design of dead-zone free PFD for fractional-N frequency synthesizer.
- Author
-
Neerugatti, Kusuma and Pakala, Venugopal
- Subjects
- *
PHASE detectors , *PHASE-locked loops , *PHASE noise , *DESIGN techniques , *FREQUENCY discriminators , *FREQUENCY synthesizers - Abstract
Modern 5G base station terminals require high-performance frequency synthesizers (FS). The Phase Frequency Detector (PFD) has been one of the essential building blocks for any phase-locked loop (PLL)-based FS. The paper describes a PFDdesign with low power and less dead-zone. This work investigates the Current Mode Logic (CML) PFD design technique for limiting jitter and phase noise. The proposed design overcame the dead-zone problem by optimizing CML_PFD to delay cells and pass transistor logic. The resultant analysis shows a power consumption of less than 60 µW at the maximum 3.8 GHz frequency, eliminating the dead-zone problem. The proposed architecture has been developed for the Factional-N FS design for the sub-6GHz frequency band, and it has been implemented in the UMC 180nm process. The study was conducted using the Cadence tool-EDAwork environment to attain linearity. [ABSTRACT FROM AUTHOR]
- Published
- 2024
- Full Text
- View/download PDF