445 results on '"Lacaita, Andrea L."'
Search Results
2. A 66.7fs-Integrated-Jitter Fractional-N Digital PLL Based on a Resistive-Inverse-Constant-Slope DTC
3. Random Telegraph Noise in Flash Memories
4. A Low-Spur and Low-Jitter Fractional-N Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering
5. Compact modeling of GIDL-assisted erase in 3-D NAND Flash strings
6. 4.3 A 76.7fs-lntegrated-Jitter and −71.9dBc In-Band Fractional-Spur Bang-Bang Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering
7. 4.5 A 9.25GHz Digital PLL with Fractional-Spur Cancellation Based on a Multi-DTC Topology
8. Phase Noise Analysis of Periodically ON/OFF Switched Oscillators
9. A Novel LO Phase-Shifting System Based on Digital Bang-Bang PLLs With Background Phase-Offset Correction for Integrated Phased Arrays
10. A Fractional-N Bang-Bang PLL Based on Type-II Gear Shifting and Adaptive Frequency Switching Achieving 68.6 fs-rms-Total-Integrated-Jitter and 1.56 μs-Locking-Time
11. A 900-MS/s SAR-Based Time-Interleaved ADC With a Fully Programmable Interleaving Factor and On-Chip Scalable Background Calibrations
12. A 12.9-to-15.1-GHz Digital PLL Based on a Bang-Bang Phase Detector With Adaptively Optimized Noise Shaping
13. Analysis and Design of 8-to-101.6-GHz Injection-Locked Frequency Divider by Five With Concurrent Dual-Path Multi-Injection Topology
14. The race of phase change memories to nanoscale storage and applications
15. Novel Feed-Forward Technique for Digital Bang-Bang PLL to Achieve Fast Lock and Low Phase Noise
16. A 9GHz 72fs-Total-lntegrated-Jitter Fractional-N Digital PLL with Calibrated Frequency Quadrupler
17. Phase change materials in non-volatile storage
18. Impact of Ge–Sb–Te compound engineering on the set operation performance in phase-change memories
19. A 12.5-GHz Fractional-N Type-I Sampling PLL Achieving 58-fs Integrated Jitter
20. A 72-fs-Total-Integrated-Jitter Two-Core Fractional-$N$ Digital PLL With Digital Period Averaging Calibration on Frequency Quadrupler and True-in-Phase Combiner
21. Investigation of the RTN amplitude statistics of nanoscale MOS devices by the statistical impedance field method
22. A PLL-Based Digital Technique for Orthogonal Correction of ADC Non-Linearity
23. A Generalization of the Groszkowski’s Result in Differential Oscillator Topologies
24. Random Telegraph Noise in 3D NAND Flash Memories
25. A glitch-corrector circuit for low-spur ADPLLs
26. A 72-fs-Total-Integrated-Jitter Two-Core Fractional-N Digital PLL With Digital Period Averaging Calibration on Frequency Quadrupler and True-in-Phase Combiner
27. Reliability impact of chalcogenide-structure relaxation in phase-change memory (PCM) cells-part I: experimental study
28. Reliability impact of chalcogenide-structure relaxation in phase-change memory (PCM) cells-part II: physics-based modeling
29. Study of multilevel programming in programmable metallization cell (PMC) memory
30. Self-accelerated thermal dissolution model for reset programming in unipolar resistive-switching memory (RRAM) devices
31. Filament conduction and reset mechanism in NiO-based resistive-switching memory (RRAM) devices
32. High-Density Solid-State Storage: A Long Path to Success
33. Modeling of programming and read performance in phase-change memories - part II: program disturb and mixed-scaling approach
34. Modeling of programming and read performance in phase-change memories- part I: cell optimization and scaling
35. Statistical model for random telegraph noise in Flash memories
36. Analytical modeling of chalcogenide crystallization for PCM data-retention extrapolation
37. Recovery and drift dynamics of resistance and threshold voltages in phase-change memories
38. Intrinsic data retention in nanoscaled phase-change memories-part II: Statistical analysis and prediction of failure time
39. Intrinsic data retention in nanoscaled phase-change memories-part I: Monte Carlo model for crystallization and percolation
40. Multiphase LC oscillators
41. Matching requirements in LINC transmitters for OFDM signals
42. A varactor configuration minimizing the amplitude-to-phase noise conversion in VCOs
43. 32.8 A 98.4fs-Jitter 12.9-to-15.1GHz PLL-Based LO Phase-Shifting System with Digital Background Phase-Offset Correction for Integrated Phased Arrays
44. Optimization of threshold voltage window under tunneling program/erase in nanocrystal memories
45. Modeling of tunneling P/E for nanocrystal memory
46. Optimization of the nanoverlap length in decanano MOS devices with 2-D QM simulations
47. Fast-switching analog PLL with finite-impulse response
48. Defect generation statistics in thin gate oxides
49. Impact of correlated generation of oxide defects on SILC and breakdown distributions
50. Low-field amorphous state resistance and threshold voltage drift in chalcogenide materials
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.