Search

Experimental results are presented on proton induced single-event-upsets (SEU) on a 65 nm silicon-on-insulator (SOI) SRAM. The low energy proton SEU results are very different for the 65 nm SRAM as compared with SRAMs fabricated in previous technology generations. Specifically, no upset threshold is observed as the proton energy is decreased down to 1 MeV; and a sharp rise in the upset cross-section is observed below 1 MeV. The increase below 1 MeV is attributed to upsets caused by direct ionization from the low energy protons. The implications of the low energy proton upsets are discussed for space applications of 65 nm SRAMs; and the implications for radiation assurance testing are also discussed. Index Terms--Proton irradiation, silicon-on-insulator (SOI) technology, single event upset (SEU), SRAM.

The effects of device orientation on heavy ion-induced multiple-bit upset (MBU) in 65 nm SRAMs are examined. The MBU response is shown to depend on the orientation of the device during irradiation. The response depends on the direction of the incident ion to the n- and p-wells of the SRAM. The MBU response is simulated using Monte Carlo methods for a space environment. The probability is calculated for event size. Single-bit upsets in the space environment account for 90% of all events with exponentially decreasing probabilities of larger MBU events. Index Terms--Multiple-bit upset, MBU, MCU, SEU, heavy ion, SRAM, MRED, GEANT4, soft error.

We have compared the data retention of irradiated commercial NAND flash memories at different doses. Activation energies for retention testing at high temperature have also been determined. [ABSTRACT FROM AUTHOR]

We report on complementary use of two-photon absorption laser and heavy-ion SEE testing to evaluate the single-event response of SDRAMs. The tandem testing technique helps disentangle the response of devices exhibiting multiple SEE modes. [ABSTRACT FROM AUTHOR]