Search

Your search keyword '"Semiconductor chips -- Intellectual property"' showing total 1,799 results

Search Constraints

Start Over You searched for: Descriptor "Semiconductor chips -- Intellectual property" Remove constraint Descriptor: "Semiconductor chips -- Intellectual property" Topic circuit components -- intellectual property Remove constraint Topic: circuit components -- intellectual property
1,799 results on '"Semiconductor chips -- Intellectual property"'

Search Results

1. 'Transformer-Based Distributed Multicore Oscillator And Integrated Circuit And Terminal Thereof' in Patent Application Approval Process (USPTO 20240429863)

2. 'Adaptive Local Throttle Management Of Processing Circuits Based On Detected States In An Integrated Circuit (Ic) Chip' in Patent Application Approval Process (USPTO 20240427369)

3. Patent Issued for Regression neural network for identifying threshold voltages to be used in reads of flash memory devices (USPTO 12175363)

4. Patent Application Titled 'Receivers And Semiconductor Memory Devices Including The Same' Published Online (USPTO 20240430140)

5. 'Integrated Circuit Apparatus And Oscillator' in Patent Application Approval Process (USPTO 20240421091)

6. Patent Issued for Seamlessly integrated microcontroller chip (USPTO 12169464)

7. Patent Issued for Surge protection in semiconductor integrated circuit and semiconductor memory device (USPTO 12170440)

8. 'Recess Poly Esd Diode For Power Mosfet' in Patent Application Approval Process (USPTO 20240421147)

9. Researchers Submit Patent Application, 'Integrated Circuit Device Including Multi-Layer Interconnect Pillar', for Approval (USPTO 20240413112)

10. Patent Application Titled 'Semiconductor Memory Devices Having Enhanced Sub-Word Line Drivers Therein' Published Online (USPTO 20240412773)

11. Patent Issued for Integrated circuit having adaptive uart serial interface (USPTO 12164458)

12. Patent Application Titled 'Wafer With Micro Integrated Circuits' Published Online (USPTO 20240413133)

13. Researchers Submit Patent Application, 'Electronic Device With Wafer Level Capacitor', for Approval (USPTO 20240404929)

14. Patent Application Titled 'Integrated Circuit Device' Published Online (USPTO 20240407158)

15. Researchers Submit Patent Application, 'Integrated Circuit With Supply Voltage Detector', for Approval (USPTO 20240405538)

16. Patent Application Titled 'Package And Integrated Circuit With Interface Detection' Published Online (USPTO 20240403256)

17. Patent Application Titled 'Integrated Circuit' Published Online (USPTO 20240403252)

18. Patent Application Titled 'Liquid Crystal Enabled Reconfigurable Photonic Integrated Circuit' Published Online (USPTO 20240393628)

19. Patent Application Titled 'Integrated Circuit With Stacked Interposer' Published Online (USPTO 20240395787)

20. Patent Issued for Forming nanosheet transistor using sacrificial spacer and inner spacers (USPTO 12154971)

21. Patent Application Titled 'Integrated Circuit' Published Online (USPTO 20240397709)

22. Researchers Submit Patent Application, 'Thermal Management Module Of An Integrated Circuit Assembly', for Approval (USPTO 20240395660)

23. Researchers Submit Patent Application, 'Semiconductor Memory Device And Semiconductor Package Including The Same', for Approval (USPTO 20240395753)

24. Researchers Submit Patent Application, 'Transmitter Photonic Integrated Circuit', for Approval (USPTO 20240385461)

25. Researchers Submit Patent Application, 'Package with Organic Integrated Circuit Substrate Embedded in Inorganic Carrier Body and Redistribution Structure Extending Along Both', for Approval (USPTO 20240387456)

26. Patent Issued for Integrated circuits including memory cells (USPTO 12145360)

27. Patent Application Titled 'Integrated Circuit Metal Gate Structure' Published Online (USPTO 20240379811)

28. 'Electronic Component Appliques' in Patent Application Approval Process (USPTO 20240381536)

29. Researchers Submit Patent Application, '3D Hybrid Bonding 3D Memory Devices with NPU/CPU for AI Inference Application', for Approval (USPTO 20240370715)

30. Patent Application Titled 'Compact Balanced Integrated Circuit Amplifier' Published Online (USPTO 20240372518)

31. 'Multi-Node, Multi-Stream Photonic Integrated Circuit-Based Free-Space Optical Communication Device' in Patent Application Approval Process (USPTO 20240372623)

32. Patent Issued for Integrated circuit device with embedded programmable logic (USPTO 12135660)

33. Patent Issued for Electromagnetic shield of an integrated circuit package (USPTO 12137545)

34. Researchers Submit Patent Application, 'Integrated Circuit Device', for Approval (USPTO 20240363764)

35. 'Sic Shielded Gate Trench Mosfet With Improved Performance' in Patent Application Approval Process (USPTO 20240363698)

36. 'Raised Source/Drain Transistor' in Patent Application Approval Process (USPTO 20240363434)

37. Researchers Submit Patent Application, 'Integrated Circuits With Conductive Posts Having Rough Sidewalls', for Approval (USPTO 20240363570)

38. Researchers Submit Patent Application, 'Integrated Circuit With Improved Isolation', for Approval (USPTO 20240363394)

39. Patent Application Titled 'Programmable Circuit, Integrated Circuit, And Electronic Device' Published Online (USPTO 20240364350)

40. 'Protection Of Data In Memory Of An Integrated Circuit Using A Secret Token' in Patent Application Approval Process (USPTO 20240362170)

41. Patent Application Titled 'Integrated Circuit Devices Including Stacked Gate Structures With Different Dimensions' Published Online (USPTO 20240355824)

42. 'Mixed Compiling for Memory Units and Logic Units in an Integrated Circuit' in Patent Application Approval Process (USPTO 20240354244)

43. Patent Application Titled 'Transistors With Field-Shield Contacts And Base Contacts' Published Online (USPTO 20240355872)

44. Patent Issued for Loopback testing of integrated circuits (USPTO 12123908)

45. 'Integrated Circuit Die Test Architecture' in Patent Application Approval Process (USPTO 20240345154)

46. 'Integrated Circuit Package With Multiple Interconnects' in Patent Application Approval Process (USPTO 20240347425)

47. Researchers Submit Patent Application, 'Voltage-Isolated Integrated Circuit Packages', for Approval (USPTO 20240347472)

48. Researchers Submit Patent Application, 'Semiconductor Integrated Circuit Device', for Approval (USPTO 20240347460)

49. Researchers Submit Patent Application, 'Bonding Layer Between Stacked Integrated Circuits', for Approval (USPTO 20240347386)

50. Patent Issued for Semiconductor integrated circuit device (USPTO 12119339)

Catalog

Books, media, physical & digital resources