125 results on '"Hayatleh, Khaled"'
Search Results
2. A 10.5 ppm/°C Modified Sub-1 V Bandgap in 28 nm CMOS Technology with Only Two Operating Points.
- Author
-
Nagulapalli, Rajasekhar, Yassine, Nabil, Tammam, Amr A., Barker, Steve, and Hayatleh, Khaled
- Subjects
MONTE Carlo method ,VOLTAGE references ,BIOSENSORS ,ANALOG circuits ,ON-chip charge pumps ,SUCCESSIVE approximation analog-to-digital converters - Abstract
Reference voltage/current generation is essential to the Analog circuit design. There have been several ways to generate quality reference voltage using bandgap reference (BGR) and there are mainly two types: current mode and voltage mode. The current-mode bandgap reference (CBGR) is widely accepted in industry due to having an output voltage which is below 1 V. However, its drawbacks include a lack of proportional to absolute temperature (PTAT) current availability, a large silicon area, multiple operating points, and a large temperature coefficient (TC). In this paper, various operating points are explained in detail with diagrams. Similar to the conventional voltage mode bandgap reference (VBGR) circuits, modifications of the existing circuits with only two operating points have also been proposed. Moreover, the proposed BGR occupies a much smaller area due to eliminating the complimentary to absolute temperature (CTAT) current-generating resistor. A new self-biased opamp was introduced to operate from a 1.05 V supply, reducing systematic offset and TC of the BGR. The proposed solution has been implemented in 28 nm CMOS TSMC technology, and extraction simulations were performed to prove the robustness of the proposed circuit. The targeted mean BGR output is 500 mV, and across the industrial temperature range (−40 to 125 °C), the simulated TC is approximately 10.5 ppm/°C. The integrated output noise within the observable frequency band is 19.6 µV (rms). A 200-point Monte Carlo simulation displays a histogram with a 2.6 mV accuracy of 1.2% (±3-sigma). The proposed BGR circuit consumes 32.8 µW of power from a 1.05 V supply in a fast process and hot (125 °C) corner. It occupies a silicon area of 81 × 42 µm (including capacitors). This design can aim for use in biomedical and sensor applications. [ABSTRACT FROM AUTHOR]
- Published
- 2024
- Full Text
- View/download PDF
3. An OTA gain enhancement technique for low power biomedical applications
- Author
-
Nagulapalli, Rajasekhar, Hayatleh, Khaled, Barker, Steve, Zourob, Saddam, and Yassine, Nabil
- Published
- 2018
- Full Text
- View/download PDF
4. Increasing signal to noise ratio and minimizing artefacts in biomedical instrumentation systems
- Author
-
Zourob, Saddam, Hayatleh, Khaled, Barker, Steve, Nagulapalli, Rajasekhar, Yassine, Nabil, Ramsbottom, Roger, and Lidgey, John
- Published
- 2018
- Full Text
- View/download PDF
5. Simulation of driver fatigue monitoring via blink rate detection, using 65 nm CMOS technology
- Author
-
Yassine, Nabil, Barker, Steve, Hayatleh, Khaled, Choubey, Bhaskar, and Nagulapalli, Rajasekhar
- Published
- 2018
- Full Text
- View/download PDF
6. An analysis of vehicle-to-infrastructure communications for non-signalised intersection control under mixed driving behaviour
- Author
-
Budan, Gokhan, Hayatleh, Khaled, Morrey, Denise, Ball, Peter, and Shadbolt, Philip
- Published
- 2018
- Full Text
- View/download PDF
7. LOW POWER AND HIGH SIGNAL TO NOISE RATIO BIO-MEDICAL AFE DESIGN TECHNIQUES
- Author
-
Nagulapalli, Rajasekhar, Hayatleh, Khaled, Nagulapalli, Rajasekhar, Nagulapalli, Rajasekhar, Hayatleh, Khaled, and Nagulapalli, Rajasekhar
- Abstract
The research work described in this thesis was focused on finding novel techniques to implement a low-power and noise Bio-Medical Analog Front End (BMEF) circuit technique to enable high-quality Electrocardiography (ECG) sensing. Usually, an ECG signal and several bio-medical signals are sensed from the human body through a pair of electrodes. The electrical characteristics of the very small amplitude (1u-10mV) signals are corrupted by random noise and have a significant dc offset. 50/60Hz power supply coupling noise is one of the biggest cross-talk signals compared to the thermally generated random noise. These signals are even AFE composed of an Instrumentation Amplifier (IA), which will have a better Common Mode rejection ratio (CMRR). The main function of the AFE is to convert the weak electrical Signal into large signals whose amplitude is large enough for an Analog Digital Converter (ADC) to detect without having any errors. A Variable Gain Amplifier (VGA) is sometimes required to adjust signal amplitude to maintain the dynamic range of the ADC. Also, the Bio-medical transceiver needs an accurate and temperature-independent reference voltage and current for the ADC, commonly known as Bandgap Reference Circuit (BGR). These circuits need to consume as low power as possible to enable these circuits to be powered from the battery. The work started with analysing the existing circuit techniques for the circuits mentioned above and finding the key important improvements required to reach the target specifications. Previously proposed IA is generated based on voltage mode signal processing. To improve the CMRR (119dB), we proposed a current mode-based IA with an embedded DC cancellation technique. State-of-the-art VGA circuits were built based on the degeneration principle of the differential pair, which will enable the variable gain purpose, but none of these techniques discussed linearity improvement, which is very important in modern CMOS technologies. This work e
- Published
- 2023
8. High frequency current-mode precision rectifiers
- Author
-
Hayatleh, Khaled
- Subjects
621.3192 ,Circuits - Published
- 1996
9. Low input-resistance low-power transimpedance amplifier design for biomedical applications
- Author
-
Mathew, M, Hart, BL, and Hayatleh, Khaled
- Subjects
Hardware and Architecture ,Signal Processing ,Surfaces, Coatings and Films - Abstract
This paper introduces a Transimpedance Amplifier (TIA) design capable of producing an incremental input resistance in the ohmic range, for input signals in the microampere range, such as are encountered in the design of instrumentation for electrochemical ampero-metric sensors, optical-sensing and current-mode circuits. This low input-resistance is achieved using an input stage incorporating negative feedback. In a Cadence simulation of an exemplary design using a 180nm CMOS process and operating with ±1.8V supply rails, the input resistance is 1.05ohms and the power dissipation is 93.6µW. The bandwidth, for a gain of 100dBohm, exceeded 9MHz. For a 1µA, 1MHz sinusoidal input signal the Total Harmonic Distortion, with this gain, is less than 1%. The input referred noise current with zero photodiode capacitance is 2.09pA/√Hz and with a photodiode capacitance of 2pF is 8.52pA/√Hz. Graphical data is presented to show the effect of a photodiode capacitance varying from 0.5pF to 2pF, when the TIA is used in optical sensing. In summary, the required very low input resistance, at a low input current level (µA) is achieved and furthermore a Table is included comparing the characteristics and a widely used Figure of Merit (FOM) for the proposed TIA and similar published low-power TIAs. It is apparent from the Table that the FOM of the proposed TIA is better than the FOMs of the other TIAs mentioned.
- Published
- 2022
- Full Text
- View/download PDF
10. A CMOS blood cancer detection sensor based on frequency deviation detection
- Author
-
Nagulapalli, Rajasekhar, Hayatleh, Khaled, Barker, Steve, Raparthy, Sumathi, and Lidgey, F. John
- Published
- 2017
- Full Text
- View/download PDF
11. Oxford circuits and systems conference
- Author
-
Choubey, Bhaskar, Hayatleh, Khaled, and James, Alex Pappachen
- Published
- 2018
- Full Text
- View/download PDF
12. Design, Analysis and Experimental Verification of the Self-Resonant Inverter for Induction Heating Crucible Melting Furnace Based on IGBTs Connected in Parallel
- Author
-
Dimitrov, Borislav, primary, Hayatleh, Khaled, additional, Barker, Steve, additional, and Collier, Gordana, additional
- Published
- 2021
- Full Text
- View/download PDF
13. A 261mV bandgap reference based on beta multiplier with 64ppm
- Author
-
Nagulapalli, R., Yassine, Nabil, Barker, Stephen, Georgiou P., and Hayatleh, Khaled
- Abstract
In this paper, a low voltage bandgap reference circuit has been proposed. The introduction of a modified beta multiplier bias circuit decreased the mismatch caused by the PMOS transistors opamp contribution. By shifting the fixed resistors to the NMOSs drain side, the beta multiplier bias was able to minimise threshold mismatch between the two NMOS transistors. A 200-point MC simulation showed 0.9mV standard deviation, with a 0.34% accuracy. The simulated temperature coefficient was 64ppm/0C. The proposed circuit consumed 5.04µW of power from a 0.45V power supply voltage. A prototype was implemented in 65nm CMOS technology occupying a 2888µm2 silicon area, with the nominal value of the reference at 261mV.
- Published
- 2021
14. A 0.82V supply and 23.4 ppm/0C current mirror assisted bandgap reference
- Author
-
Nagulapalli, R., Hayatleh, Khaled, Yassine, Nabil, Barker, Steve, and Palani, R.
- Subjects
Hardware_INTEGRATEDCIRCUITS - Abstract
Traditional BGR circuits require a 1.05V supply due to the VBE of the BJT. Deep submicron CMOS technologies are limiting the supply voltage to less than 940mV. Hence there is a strong motivation to design them at lower supply voltages. The supply voltage limitation in conventional BGR is described qualitatively in this paper. Further, a current mirror-assisted technique has been proposed to enable BGR operational at 0.82V supply. A prototype was developed in 65nm TSMC CMOS technology and post-layout simulation results were performed. A self-bias opamp has been exploited to minimize the systematic offset. Proposed BGR targeted at 450mV works from 0.82-1.05V supply without having any degradation in the performance while keeping the integrated noise of 15.2µV and accuracy of 23.4ppm/0C. Further, the circuit consumes 21µW of power and occupies 73*32µm2 silicon area.
- Published
- 2021
15. Design, analysis and experimental verification of the self-resonant inverter for induction heating crucible melting furnace based on IGBTs connected in parallel
- Author
-
Dimitrov, Borislav, Hayatleh, Khaled, Barker, Steve, Collier, Gordana, Dimitrov, Borislav, Hayatleh, Khaled, Barker, Steve, and Collier, Gordana
- Abstract
The object of this research was a self-resonated inverter, based on paralleled Insulated-Gate Bipolar Transistors (IGBTs), for high-frequency induction heating equipment, operating in a wide range of output powers, applicable for research and industrial purposes. For the nominal installed capacity for these types of invertors to be improved, the presented inverter with a modified circuit comprising IGBT transistors connected in parallel was explored. The suggested topology required several engineering problems to be solved: minimisation of the current mismatch amongst the paralleled transistors; a precise analysis of the dynamic and static transistors’ parameters; determination of the derating and mismatch factors necessary for a reliable design; experimental verification confirming the applicability of the suggested topology in the investigated inverter. This paper presents the design and analysis of IGBT transistors based on datasheet parameters and mathematical apparatus application. The expected current mismatch and the necessary derating factor, based on the expected mismatch in transistor parameters in a production lot, were determined. The suggested design was experimentally tested and investigated using a self-resonant inverter model in a melting crucible induction laboratory furnace.
- Published
- 2021
16. A 20-MHz 0.323-mW 23.9-dBm-IIP3 4th-order current-reuse lowpass filter
- Author
-
Thanapitak, Surachoke, Chulajata, Tatcha, Sedtheetorn, Pongsatorn, Hayatleh, Khaled, Surakampontorn, Wanlop, Thanapitak, Surachoke, Chulajata, Tatcha, Sedtheetorn, Pongsatorn, Hayatleh, Khaled, and Surakampontorn, Wanlop
- Abstract
A source follower lowpass filter which has a capability of bulk-attenuation cancellation in higher order is presented. Under strong inversion bias arrangement for high frequency application, this fourth-order-filter is simulated in a 0.18 µm standard CMOS process and exhibits a 20 MHz bandwidth with total power consumption of 0.323 mW from 1.8 V supply. Third order intermodulation distortion verification with 1.9 and 2.1 MHz signal archives 23.9 dBm IIP3 with 75.5 dB dynamic range. By using figure-of-merit as a benchmark indicator, the proposed filter is one of the top in its class with the lowest power consumption.
- Published
- 2021
17. High Resolution Acoustic Measurements of Musical Instruments
- Author
-
Carugo, David, Hayatleh, Khaled, Lidgey, F. John., Sharp, David, Carugo, David, Carugo, David, Hayatleh, Khaled, Lidgey, F. John., Sharp, David, and Carugo, David
- Abstract
This thesis presents the work undertaken while carrying out research into acoustic measurement techniques for 3-dimensional acoustic radiation data for musical instruments, specifically when the instruments are being played by musicians. The original contribution to knowledge that is presented includes the development of an algorithm which can be used for post-processing of recorded data to obtain signals from ‘virtual’ microphones. The project is discussed along with a rationale for the particular test and measurement procedure used in this research and is followed by a literature review outlining both historical and current research and writing relevant to the project. A design for high spatial resolution 3-D acoustic measurement apparatus is proposed, and the design details and construction methods are discussed. The measurement process is described, including the issues surrounding testing and the use of human musicians in the measurement of musical instrument acoustic radiation patterns. A novel algorithm is presented which applies transfer functions derived from interpolated measured data points in order to process recorded audio signals with applications in audio post-production. A prototype implementation of the algorithm is described along with its testing. The conclusion summarises the thesis; contains an evaluation of the work undertaken and the results; and explores potential future work from this project.
- Published
- 2021
18. Connected and Automated Vehicle Enabled Traffic Intersection Control with Reinforcement Learning
- Author
-
Budan, Gokhan, Budan, Gokhan, Morrey, Denise, Hayatleh, Khaled, Ball, Peter, Budan, Gokhan, Budan, Gokhan, Morrey, Denise, Hayatleh, Khaled, and Ball, Peter
- Abstract
Recent advancements in vehicle automation have led to a proliferation of studies in traffic control strategies for the next generation of land vehicles. Current traffic signal based intersection control methods have significant limitations on dealing with rapidly evolving mobility, connectivity and social challenges. Figures for Europe over the period 2007-16 show that 20% of road accidents that have fatalities occur at intersections. Connected and Automated Mobility (CAM) presents a new paradigm for the integration of radically different traffic control methods into cities and towns for increased travel time efficiency and safety. Vehicle-to-Everything (V2X) connectivity between Intelligent Transportation System (ITS) users will make a significant contribution to transforming the current signalised traffic control systems into a more cooperative and reactive control system. This research work proposes a disruptive unsignalised traffic control method using a Reinforcement Learning (RL) algorithm to determine vehicle priorities at intersections and to schedule their crossing with the objectives of reducing congestion and increasing safety. Unlike heuristic rule-based methods, RL agents can learn the complex non-linear relationship between the elements that play a key role in traffic flow, from which an optimal control policy can be obtained. This work also focuses on the data requirements that inform Vehicle-to-Infrastructure (V2I) communication needs of such a system. The proposed traffic control method has been validated on a state-of-the-art simulation tool and a comparison of results with a traditional signalised control method indicated an up to 84% and 41% improvement in terms of reducing vehicle delay times and reducing fuel consumption respectively. In addition to computer simulations, practical experiments have also been conducted on a scaled road network with a single intersection and multiple scaled Connected and Automated Vehicles (CAV) to further validat
- Published
- 2021
19. A Single BJT 10.2 ppm/0C Bandgap Reference in 45nm CMOS Technology
- Author
-
Nagulapalli, Rajasekhar, Hayatleh, Khaled, and Barker, Steve
- Abstract
Bandgap reference using 2 BJT devices are well explored in the literature. Usually, less number of BJT's would reduce the cost of the chip in modern CMOS technologies. A single BJT based reference was discussed here. V BE of the BJT has been used as CTAT voltage and a CMOS differential pair offset voltage based PTAT generation circuit used to generate zero temp coefficient reference. A prototype was developed in 45nm TSMC CMOS technology and post-layout simulationswere performed. Designed for a nominal voltage of 525mV with 10.2ppm/°C temperature coefficient. Its supply sensitivity is 0.4% and works with 1V power supply. The proposed solution consumes 51.8μW power from 1V power supply and occupies 2478 μm2 silicon area.
- Published
- 2020
20. A two-stage opamp frequency compensation technique by splitting the 2nd stage
- Author
-
Nagulapalli, Rajasekhar, Hayatleh, Khaled, Barker, Steve, Nagulapalli, Rajasekhar, Hayatleh, Khaled, and Barker, Steve
- Abstract
In this paper miller compensation of opamp has been explained intuitively and discussed the problems existing with this traditional way. Proposed an area/power efficient technique by splitting the second stage has been proposed. The splitting introduces an extra zero in the transfer function such that it will improve the stability. This tech was implemented in 45nm CMOS technology and simulated with Spectre. Simulation results show that the proposed circuit saves 50% of the capacitance area compared to the miller technique. The circuit draws320uA current from 1.5V supply and occupying 0.003108mm2 silicon area.
- Published
- 2020
21. A Buck-Boost transformerless DC-DC converter based on IGBT modules for fast charge of electric vehicles
- Author
-
Dimitrov, Borislav, Hayatleh, Khaled, Barker, Steve, Collier, Gordana, Sharkh, Suleiman, Cruden, Andrew, Dimitrov, Borislav, Hayatleh, Khaled, Barker, Steve, Collier, Gordana, Sharkh, Suleiman, and Cruden, Andrew
- Abstract
A transformer-less Buck-Boost DC-DC converter in usage for the fast-charge of electric vehicles, based on powerful high-voltage IGBT (Isolated Gate Bipolar Transistor) modules is analyzed, designed and experimentally verified. The main advantages of this topology are: simple structure on the converter’s power stage; a wide range of the output voltage, capable to support nowadays vehicles on-board battery packs; efficiency and power density accepted to be high enough for such class of hard-switched converters. A precise estimation of the loss, dissipated in the converter’s basic modes of operation – Buck, Boost, and Buck-Boost is presented. The analysis shows an approach of loss minimization, based on switching frequency reduction during the Buck-Boost operation mode. Such a technique guarantees stable thermal characteristics during the entire operation, i.e. battery charge cycle. As the Buck-Boost mode takes place when Buck and Boost modes cannot support the output voltage, operating as a combination of them, it can be considered as critically dependent on the characteristics of the semiconductors. With this, the necessary duty cycle and voltage range, determined with respect to the input-output voltages and power losses, require additional study to be conducted. Additionally, the tolerance of the applied switching frequencies for the most versatile silicon-based powerful IGBT modules is analyzed and experimentally verified. Finally, several important characteristics, such as transients during switch-on and switch-off, IGBTs voltage tails, critical duty cycles, etc., are depicted experimentally with oscillograms, obtained by an experimental model.
- Published
- 2020
22. Increasing Signal to Noise Ratio and Minimising Artefacts in Biomedical Instrumentation Systems
- Author
-
Zourob, Saddam S., Zourob, Saddam S., Hayatleh, Khaled, Barker, Steve, Zourob, Saddam S., Zourob, Saddam S., Hayatleh, Khaled, and Barker, Steve
- Abstract
The research work described in this thesis was concerned with finding a novel method of minimising motion artefacts in biomedical instrumentation systems. The proposed solution, an Analog Frontend (AFE), was designed to detect any vertical (Y-Plane) or horizontal (X-Plane) movement of the electrode using two strain gauges, which were separated by 90° and fitted onto the electrode. The detected motion was fed back to the system for the removal of any motion artefact. The research started by emphasising the importance of minimising motion artefacts from biomedical signals and explaining how important it is for a clinical misinterpretation of the results. Hence, various motion artefact minimisation techniques undertaken by other researchers in the field were reviewed. This study covered different sources of artefacts, including the 40kHz powerline interference (PLI), 50/60kHz common-mode noise, white noise, and motion artefacts. The system was fully developed and tested and was firstly simulated using MATLAB Simulink tools to prove the effectiveness of the system before starting the implementation and build phase in the lab. The AFE system successfully produced a clean output signal, achieving an average correlation coefficient of 0.995. Also, the system output had a 98% SNR similarity with the clean source signal. Further, the system was then built and tested in the lab and successfully minimised the motion artefacts, achieving an average correlation coefficient of 0.974. Additionally, the final output had a 97.8% SNR similarity with the clean source signal. A novel test rig was developed to test the system with strain gauges. The system was able to remove the detected signal from the test rig and had an average correlation coefficient of 0.957. Lastly, the final output had a 94.2% SNR similarity with the clean source signal.
- Published
- 2020
23. Artificial Intelligence Techniques for Driver Fatigue Detection
- Author
-
Yassine, Nabil, Yassine, Nabil, Hayatleh, Khaled, Barker, Steve, Choubey, Bhaskar, Yassine, Nabil, Yassine, Nabil, Hayatleh, Khaled, Barker, Steve, and Choubey, Bhaskar
- Abstract
The research discussed here aims to design a deep learning algorithm based on Convolutional Neural Networks models to detect driver distraction and fatigue using driver facial expressions. The proposed model provides high accuracy during both training and validation. The research was inspired to contribute to transport safety by providing alternative solutions to detect driver habit. First, the thesis discussed Conventional methods, including Haar cascade classifiers and eigenfaces. In 2018 I published a proposal for a blink rate detection system using Haar cascade feature detection. However, due to the advantages of Neural Networks, the research focused on providing a unique solution in that field. An in-depth look at how Neural Networks function, specifically Convolutional Neural Networks (CNNs), was investigated and discussed next. Due to the advantages CNN's have with feature detection in images, the algorithm I proposed in this research uses a CNN architecture. Lastly, I proposed an adaptive approach for deep learning to enhance training, validation and testing accuracies. My original algorithm and subsequent models were trained on two datasets. These were the American University in Cairo (AUC) Distracted Driver Dataset and the UTA Real-Life Drowsiness Dataset (UTA-RLDD). Hence the research proposed two original CNN models that produced high training and validation accuracy. The model designed on the AUC Distracted Driver Dataset achieved good 97% training accuracy and good 96% validation accuracy. Evaluation of this model produced good 99% accuracy. The model designed on UTA-RLDD achieved 100% training accuracy, 69% validation accuracy, and evaluated at 69% accuracy.
- Published
- 2020
24. THE DESIGN AND IMPLEMENTATION OF A SYSTEM FOR MACHINE MONITORING
- Author
-
Noble, Ben, Noble, Ben, Barker, Steve, Hayatleh, Khaled, Ben-Esmael, Mohamed, Noble, Ben, Noble, Ben, Barker, Steve, Hayatleh, Khaled, and Ben-Esmael, Mohamed
- Abstract
This thesis describes the research, design, manufacturing and testing of a novel multi-sensor machine monitoring system: this system integrated with existing programmable logic controller (PLC) systems and wirelessly transmitted condition data. The research began by exploring machine monitoring strategies and the individual sensor topic areas. Methods for interfacing with PLCs and microcontroller-based wireless transmission systems were also explored. Potential electrical and physical interferences in the system were identified alongside methods to minimise them. The designs were then simulated, prototyped and revised before final manufactured designs were practically tested on factory machines. The Clutch and Brake (C&B) sensor measured the wear of the pads in 0.08cm windows with a minimum detectable increment of 0.02cm. The C&B sensors total range was 26cm which meant the sensor could measure to a resolution of 0.08% of its total range with a sensitivity of 0.27V/cm. The wear conditions were correctly reported to the PLC which activated the programmed corrective actions. The Vibration Analysis (VA) sensor measured vibration in different motors and highlighted mechanical looseness in a motor which had recently undergone maintenance. The bandwidth of the VA sensor was 1kHz with an amplitude of acceleration within the ±16g range. The resolution of the acceleration measurement was 3.9mg which was 0.02% of the established 20g measuring range. The conditions of the motors were determined by programming which was precise to 3dp. The Non-Intrusive Pipe Pressure (NIPP) sensor monitored the pressure inside a pipe in 10bar brackets which equated to 18mV: the entire sensor range covered 0.18V which was only 3.6% of the available microcontroller range. This allowed a clear press pressure cycle to be graphically displayed from the NIPP sensor data. A leak was simulated in the PLC program and the pumps were promptly shutdown as intended. All the sensors wirelessly transmitted th
- Published
- 2020
25. A Positive Feedback-Based Op-Amp Gain Enhancement Technique for High-Precision Applications
- Author
-
Nagulapalli, Rajasekhar, primary, Hayatleh, Khaled, additional, and Barker, Steve, additional
- Published
- 2020
- Full Text
- View/download PDF
26. A Buck-Boost Transformerless DC–DC Converter Based on IGBT Modules for Fast Charge of Electric Vehicles
- Author
-
Dimitrov, Borislav, primary, Hayatleh, Khaled, additional, Barker, Steve, additional, Collier, Gordana, additional, Sharkh, Suleiman, additional, and Cruden, Andrew, additional
- Published
- 2020
- Full Text
- View/download PDF
27. A high sensitivity and low power circuit for the measurement of abnormal blood cell levels
- Author
-
Nagulapalli, Rajasekhar, Hayatleh, Khaled, Barker, Steve, Tammam, Abdallah, Lidgey, Francis J., Yassine, Nabil, Nagulapalli, Rajasekhar, Hayatleh, Khaled, Barker, Steve, Tammam, Abdallah, Lidgey, Francis J., and Yassine, Nabil
- Abstract
This paper describes a technique to detect blood cell levels based on the time-period modulation of a relaxation oscillator loaded with an Inter Digitated Capacitor (IDC). A digital readout circuit has been proposed to measure the time-period difference between the two oscillators loaded with samples of healthy and (potentially) unhealthy blood. A prototype circuit was designed in 65nm CMOS technology and post-layout simulations shows 15.25aF sensitivity. The total circuit occupies 2184µm2 silicon area and consumes 216µA from a 1V power supply.
- Published
- 2019
28. Enumeration of polyhedral graphs
- Author
-
Kamperis, Samuel G., Long, Rachel, Hayatleh, Khaled, Kamperis, Samuel G., Long, Rachel, and Hayatleh, Khaled
- Abstract
This thesis is concerned with the design of a polyhedron enumeration algorithm. The approach taken focuses on specic classes of polyhedra and their graph theoretic properties. This is then compared more broadly to other graph enumeration algorithms that are concerned with the same or a superset which includes these properties. An original and novel algorithm is contributed to this area. The approach taken divides the problem into prescribed vertex and face degree sequences for the graphs. Using a range of existence, ordered enumeration and isomorphism techniques, it finds all unique 4-regular, 3-connected planar graphs. The algorithm is a vertex addition algorithm which means that each result output at a given stage has a new vertex added. Other results from different stages are never required for further computation and comparison, hence the process is embarrassingly parallel. Therefore, the enumeration can be distributed optimally across a cluster of computers. This work has led to a successfully implemented algorithm which takes a different approach to its treatment of the class of 4-regular, 3-connected planar graphs. As such this has led to observations and theory about other classes of graphs and graph embeddings which relate to this research.
- Published
- 2019
29. Development of an Autonomous Battery Electric Vehicle
- Author
-
Cecotti, Marco, Larmine, James, Fellows, Neil, Hayatleh, Khaled, Cecotti, Marco, Larmine, James, Fellows, Neil, and Hayatleh, Khaled
- Abstract
Autonomous vehicles have been shown to increase safety for drivers, passengers and pedestrians and can also be used to maximize traffic flow, thereby reducing emissions and congestion. At the same time, governments around the world are promoting the usage of Battery Electric Vehicles (BEVs) to reduce and control the emissions of CO2. This has made the development of autonomous vehicles and electric vehicles a very active research area and has prompted a significant amount of government funding. This paper presents the detailed design of a low-cost platform for the development of an autonomous electric vehicle. In particular, it focuses on the design of the electrical architecture and the control strategy, tailored around the usage of affordable sensors and actuators. The specifications of the components are extensively discussed in relation to the performance target. The aim is to provide a comprehensive guide for the development of the remotely controlled platform, in order to lower the entry barrier for the development of autonomous electric vehicles.
- Published
- 2019
30. Sensor grid design for high resolution 3D acoustic measurements of musical instruments
- Author
-
Carugo, David, Hayatleh, Khaled, Lidgey, F.J., Sharp, D., Carugo, David, Hayatleh, Khaled, Lidgey, F.J., and Sharp, D.
- Abstract
[Paper presented at the Institute of Acoustics 2019 Conference, held in Milton Keynes, 13-14 May 2019.]
- Published
- 2019
31. Power converters design and experimental verification for electromagnetic contactors to reduce the impact of the voltage sag in the power system
- Author
-
Dimitrov, Borislav, Hayatleh, Khaled, and Konaklieva, Sylvia
- Abstract
•The power factor of the electromagnetic contactors could be compensated effectively with power converters.•The voltage sag in the energy system leads to contactors' undesirable tripping, which could be prevented with a power supply system operating in a wide voltage input range.•A combination of power converters could potentially stabilise and improve the operation of the electromagnetic contactor.•The transient turn-on and turn-off processes could be minimised with a contactor coil's voltage variation supplied by the electronic power supply.
- Published
- 2024
- Full Text
- View/download PDF
32. Are current conveyors finally coming of age?
- Author
-
Lidgey, John and Hayatleh, Khaled
- Subjects
Circuit components -- Analysis ,Rectifier instruments -- Usage ,Business ,Electronics and electrical industries - Abstract
The current-conveyor offers a simpler and more efficient solution than traditional op-amps in many analogue circuits. The history of the current-conveyor is presented and the link between the current-conveyor, the perfect transistor and OTAs is discussed. Uses for current-conveyors are included.
- Published
- 2000
33. A compact high gain opamp for Bio-medical applications in 45nm CMOS technology
- Author
-
Nagulapalli, Rajasekhar, Hayatleh, Khaled, Barker, Steve, Zourob, S, Yassine, Nabil, Venkatareddy, A, and Goa, NIT
- Subjects
Hardware_INTEGRATEDCIRCUITS ,Hardware_PERFORMANCEANDRELIABILITY - Abstract
In this paper a low opamp compensation technique suitable for the bio-medical application has been proposed and intuitive explained the existing compensation techniques. The Present technique relies on the passive damping factor control rather power hungry damping. Implemented in 45nm CMOS technology and simulated with Spectre. Simulation results shows that 100dB dc gain, well compensated 25MHz bandwidth opamp while driving a 1pF capacitive load. Draws with 12uW power consumption from 1V supply and occupying 0.004875mm2 silicon area.
- Published
- 2018
34. A 0.55V Bandgap reference with a 59ppm/0c Temperature coefficient
- Author
-
Nagulapalli, Rajasekhar, Hayatleh, Khaled, Barker, Steve, Tammam, Amr Abdallah, Georgiou, P., and Lidgey, Francis John
- Abstract
This paper presents a novel low power, low voltage CMOS bandgap reference (BGR) that overcomes the problems with existing BJT-based reference circuits, by using a MOS transistor operating in subthreshold region. A proportional to absolute temperature (PTAT) voltage is generated by exploiting the self-bias cascode branch, while a Complementary to Absolute Temperature (CTAT) voltage is generated by using the threshold voltage of the transistor. The proposed circuit is implemented in 65nm CMOS technology. Post-layout simulation results show that the proposed circuit works with a supply voltage of 0.55V, and generates a 286mV reference voltage with a temperature coefficient of 59ppm/°C. The circuit takes 413nA current from 0.55V supply and occupies 0.00986mm2 of active area
- Published
- 2018
35. A VGA Linearity Improvement Technique for ECG Analog Front-End in 65nm CMOS
- Author
-
Nagulapalli, Rajasekhar, primary, Hayatleh, Khaled, additional, and Barker, Steve, additional
- Published
- 2019
- Full Text
- View/download PDF
36. High performance circuit techniques for neural front-end design in 65nm CMOS
- Author
-
Nagulapalli, Rajasekhar, Hayatleh, Khaled, Barker, Steve, Zourob, Saddam, Yassine, Nabil, Naresh Kumar Reddy , B., Nagulapalli, Rajasekhar, Hayatleh, Khaled, Barker, Steve, Zourob, Saddam, Yassine, Nabil, and Naresh Kumar Reddy , B.
- Abstract
Integrated low noise neural amplifiers become recently practical in CMOS technologies. In this paper, a low noise OTA technique has been proposed while keeping the power consumption constant. A capacitive feedback, ac coupled 46dB amplifier with high pass cutoff frequency close to the 90Hz has been achieved. The proposed amplifier has been implemented in 65nm CMOS technology; at room temperature circuit consumes 323uA current from 1.2V power supply. The circuit occupies 2627um 2 silicon area.
- Published
- 2018
37. A start-up assisted fully differential folded cascode opamp
- Author
-
Nagulapalli, Rajasekhar, Hayatleh, Khaled, Barker, Steve, Yassine, Bilal, Zourob, Saddam, Raparthy, S., Yassine, Nabil, Nagulapalli, Rajasekhar, Hayatleh, Khaled, Barker, Steve, Yassine, Bilal, Zourob, Saddam, Raparthy, S., and Yassine, Nabil
- Abstract
This paper explains the hidden positive feedback in the two-stage fully differential amplifier through external feedback resistors, and possible DC latch-up during the amplifier start-up. The biasing current selection among the cascode branches have been explained intuitively, With reference to previous literature. To avoid the latch-up problem irrespective of the transistor bias currents a novel, hysteresis based start-up circuit is proposed. An 87dB, 250MHz unity gain bandwidth amplifier has been developed in 65nm CMOS Technology and post-layout simulations demonstrate no start-up failures out of 1000 Monte-Carlo (6-Sigma) simulations. The circuit draws 126uA from a 1.2V supply and occupies the 2184um2 area.
- Published
- 2018
38. A high value, linear and tunable CMOS pseudo resistor for bio-medical applications
- Author
-
Nagulapalli, Rajasekhar, Hayatleh, Khaled, Barker, Steve, Georgiou, P., Lidgey, F.J., Nagulapalli, Rajasekhar, Hayatleh, Khaled, Barker, Steve, Georgiou, P., and Lidgey, F.J.
- Abstract
A sub-threshold MOS based pseudo resistor featuring a very high value and ultra-low distortion is proposed. A band-pass neural amplifier with a very low high-pass cutoff frequency is designed, to demonstrate the linearity of the proposed resistor. A BJT less CTAT current generator has been introduced to minimize the temperature drift of the resistor and make tuning easier. The stand-alone resistor has achieved 0.5% better linearity and a 12% improved temperature coefficient over the existing architectures. A neural amplifier has been designed with the proposed resistor as a feedback element. It demonstrated 31dB mid-band gain and a lowpass cutoff frequency of 0.85Hz. The circuit operates from a 1V supply and draws 950nA current at room temperature.
- Published
- 2018
39. A high performance skin impedance measurement circuit for biomedical applications
- Author
-
Hayatleh, Khaled, Zourob, Saddam, Nagulapalli, R, Barker, Steve, Yassine, Nabil, Georgiou, P., Lidgey, FJ, Hayatleh, Khaled, Zourob, Saddam, Nagulapalli, R, Barker, Steve, Yassine, Nabil, Georgiou, P., and Lidgey, FJ
- Abstract
This paper describes a high-performance impedance measurement circuit for the application of skin impedance measurement in the early detection of skin cancer. A CMRR improvement technique has been adopted for OTAs to reduce the impact of high frequency common mode interference. A modified 3-OTA IA has been proposed to help with the impedance measurement. Such systems offer a quick, non-invasive and painless procedure, thus having considerable advantages over the currently used approach, which is based upon the testing of a biopsy sample. The sensor has been implemented in 65nm CMOS technology and post layout simulations confirms the theoretical claims we made and sensor exhibits sensitivity. Circuit consumes 45uW from 1.5V power supply. The circuit occupies 0.01954mm2 silicon area.
- Published
- 2018
40. A low noise amplifier suitable for biomedical recording analog front-end in 65nm CMOS technology
- Author
-
Nagulapalli, R., Hayatleh, Khaled, Barker, Steve, Tammam, Amr Abdallah, Yassine, Nabil, B. Yassine, B., Ben-Esmael, Mohamed, Nagulapalli, R., Hayatleh, Khaled, Barker, Steve, Tammam, Amr Abdallah, Yassine, Nabil, B. Yassine, B., and Ben-Esmael, Mohamed
- Abstract
This paper presents a fully integrated Front-end, low noise amplifier, dedicated to the processing of various types of bio-medical signals, such as Electrocardiogram (ECG), Electroencephalography (EEG), Axon Action Potential (AAP). A novel noise reduction technique, for an operational transconductance amplifier (OTA), has been proposed. This adds a current steering branch parallel to the differential pair, with a view to reducing the noise contribution by the cascode current sources. Hence, this reduces the overall input referred noise of the Low Noise Amplifier (LNA), without adding any additional power. The proposed technique implemented in 65nm CMOS technology achieves 30dB closed loop voltage gain, 0.05Hz lower cut-off frequency and 100MHz 3-dB bandwidth. It operates at 1.2V power supply and draws 1µA static current. The prototype described in this paper occupies 3300µm2silicon area.
- Published
- 2018
41. A technique to reduce the capacitor size in two stage Miller compensated opamp
- Author
-
Nagulapalli, Rajasekhar, Hayatleh, Khaled, Barker, Steve, Zourob, Saddam, Yassine, Nabil, Naresh Kumar Reddy , B., Nagulapalli, Rajasekhar, Hayatleh, Khaled, Barker, Steve, Zourob, Saddam, Yassine, Nabil, and Naresh Kumar Reddy , B.
- Abstract
In this paper two stage Miller compensated opamp has been discussed qualitatively and quantitatively. A modification to the conventional compensation network has been proposed, which will reduce the capacitor size hence circuit area. Transfer function for the newly proposed solution has been derived and explained the results. A prototype was developed in 65nm TSMC CMOS technology and simulation results have been presented. Amplifier achieved 60dB low frequency gain, 12MHz bandwidth and 55° phase margin while consuming 650uW power from 1.2V power supply. Circuit occupies 5348um 2 silicon area.
- Published
- 2018
42. Simulation of driver fatigue monitoring via blink rate detection, using 65nm CMOS technology
- Author
-
Yassine, Nabil, Barker, Stephen, Hayatleh, Khaled, Choubey, Bhaskar, Nagulapalli, Rajasekhar, Yassine, Nabil, Barker, Stephen, Hayatleh, Khaled, Choubey, Bhaskar, and Nagulapalli, Rajasekhar
- Abstract
This paper proposes a system to detect and measure blink rate to determine fatigue levels. The method involved analysing specific frames to determine that a blink occurred, and then monitoring the time between successive blinks. The program was simulated in python using a Raspberry Pi Zero and a standard USB camera. For the blink rate detection block, a gate level schematic was implemented in Cadence software using 65nm CMOS technology. The design was based around an asynchronous 6-bit based edge counter which was designed using D-flip-flops. The simulation calculated the average blink rate and compared this to the most recent blink rate. The outcome would determine if an alarm signal should be sent to the alarm. The system consumed 130uA from a 1.2V power supply.
- Published
- 2018
43. A VGA Linearity Improvement Technique for ECG Analog Front-End in 65nm CMOS.
- Author
-
Nagulapalli, Rajasekhar, Hayatleh, Khaled, and Barker, Steve
- Subjects
- *
POWER resources , *ELECTROCARDIOGRAPHY , *PSYCHOLOGICAL feedback , *BIOMEDICAL signal processing , *AC DC transformers - Abstract
This paper presents a 65 nm CMOS low-power, highly linear variable gain amplifier (VGA) suitable for biomedical applications. Typical biological signal amplitudes are in the 0.5–100 mV range, and therefore require circuits with a wide dynamic range. Existing VGA architectures mostly exhibit a poor linearity, due to very low local feedback loop-gain. A technique to increase the loop-gain has been explored by adding additional feedback to the tail current source of the input differential pair. Stability analysis of the proposed technique was undertaken with pole-zero analysis. A prototype of Analog Front End (AFE) has been designed to provide 25–50 dB gain, and post-layout simulations showed a 15 dB reduction in the harmonic distortion for 20 mV pk-pk input signal compared to the conventional architecture. The circuit occupies 3,108 μ m2 silicon area and consumes 0.43 μ A from a 1.2 V power supply. [ABSTRACT FROM AUTHOR]
- Published
- 2020
- Full Text
- View/download PDF
44. A novel high CMRR trans-impedance instrumentation amplifier for biomedical applications
- Author
-
Nagulapalli, Rajasekhar, primary, Hayatleh, Khaled, additional, Barker, Steve, additional, Zourob, Saddam, additional, Yassine, Nabil, additional, Raparthy, Sumathi, additional, and Tammam, Amr, additional
- Published
- 2018
- Full Text
- View/download PDF
45. A 0.6V MOS-only voltage reference for bio-medical applications with 40ppm/0c temperature drift
- Author
-
Nagulapalli, Rajasekhar, Hayatleh, Khaled, Barker, Steve, Raparthy, Sumathi, Yassine, Nabil, Lidgey, John, Nagulapalli, Rajasekhar, Hayatleh, Khaled, Barker, Steve, Raparthy, Sumathi, Yassine, Nabil, and Lidgey, John
- Abstract
This paper exploits the CMOS beta multiplier circuit to synthesize a temperature independent voltage reference suitable for low voltage and ultra-low power bio-medical applications. The technique presented here uses only MOS transistors to generate PTAT and CTAT currents. A selfbiasing technique has been used to minimize the temperature and power supply dependency. A prototype in 65nm CMOS has been developed and occupies 0.0039mm, and at room temperature it generates a 204mV reference voltage with 1.3mV drift over a wide temperature range (from -40 to 1250C). This has been designed to operate with a power supply voltage down to 0.6V and consumes 1.8uA current from the supply. The simulated temperature coefficient is 40ppm/0C.
- Published
- 2017
46. Natural head movement for HRI with a muscular-skeletal head and neck robot
- Author
-
Barker, Steve, Izadi, Hooshang, Crook, Nigel T., Hayatleh, Khaled, Rolf, Matthias, Hughes, P, Fellows, Neil, Barker, Steve, Izadi, Hooshang, Crook, Nigel T., Hayatleh, Khaled, Rolf, Matthias, Hughes, P, and Fellows, Neil
- Abstract
This paper presents a study of the movements of a humanoid head-and-neck robot called Eddie. Eddie has a musculo-skeletal structure similar to that found in human necks enabling it to perform head movements that are comparable with human head movements. This study compares the movements of Eddie with those of a more conventional robotic neck structure and with those of a human head. Results show that Eddie’s movements are perceived as significantly more natural and by trend more lifelike than the conventional head’s. No differences were found with respect to the impression of humanlikeness, consciousness, and elegance.
- Published
- 2017
47. Changes of signal level detection in a resonant microwave cavity with varying concentrations of glucose
- Author
-
Qi, Yanli, Hayatleh, Khaled, Barker, Steve, Qi, Yanli, Hayatleh, Khaled, and Barker, Steve
- Abstract
Diabetes is the body’s inability to control blood glucose levels and diabetes is a chronic disease, which is a major threat to public health. Traditionally, the measurement of glucose was achieved using invasive (skin piercing) methods which causes pain and damage to skin. A non-invasive device to test blood glucose level will avoid these drawbacks and minimise the complications of diabetes. The main aim of the project is to investigate the relationship between varying concentrations of glucose in a water solution (to simulate blood) and the signal level within a resonant microwave cavity, which is the key to the development of a non-invasive blood glucose monitoring system. This thesis outlines the mechanical design, electronic and software design, involved in the development of such a system. In this project, the RSSI (received signal strength indicator) measurement is used to measure the signal levels within a microwave cavity. This was taken from a one of a pair of HC-05 Bluetooth modules, one operating as a transmitter, and one operating as a receiver. The results of experiments confirmed a significant correlation between RSSI and glucose concentration – and thus, the success of the system. As well as proving itself to be a viable non-invasive blood glucose measurement system, additional features of this system were low cost, and expandability.
- Published
- 2017
48. Discrete mathematical models for electrical impedance tomography
- Author
-
Perez, Husein, Perez, Husein, Sebu, Cristiana, Hayatleh, Khaled, Perez, Husein, Perez, Husein, Sebu, Cristiana, and Hayatleh, Khaled
- Abstract
Electrical Impedance Tomography (EIT) is a non-invasive, portable and low-cost medical imaging technique. Different current patterns are injected to the surface of a conductive body and the corresponding voltages are measured also on the boundary. These mea-surements are the data used to infer the interior conductivity distribution of the object. However, it is well known that the reconstruction process is extremely ill-posed due to the low sensitivity of the boundary voltages to changes in the interior conductivity distribution. The reconstructed images also suffer from poor spatial resolution. In tomographic systems, the spatial resolution is related to the number of applied current patterns and to the number and positions of electrodes which are placed at the surface of the object under examination. Two mammographic sensors were recently developed at the University of Mainz in collaboration with Oxford Brookes University. These prototypes consist of a planar sensing head of circular geometry with twelve large outer (active) electrodes arranged on a ring of radius 4.4cm where the external currents are injected and a set of, respectively thirty six and fifty four point-like high-impedance inner (passive) electrodes arranged in a hexagonal pattern where the induced voltages are measured. Two 2D reconstruction methods were proposed for these devices, one based on resistor network models and another one which uses an integral equation formulation. The novelty of the device and hence of these imaging techniques consists exactly in the distinct use of active and passive electrodes. The 2D images of the conductivity distribution of the interior tissue of the breast provide only information about the existence and location of the tumour. In this thesis different circular designs for the sensing head of this EIT device were analysed. The 2D resistor network approach was adapted to the different data collection geometries and the sensitivity of the reconstructions with respect t
- Published
- 2016
49. The design, analysis and evaluation of a humanoid robotic head
- Author
-
Barker, Stephen, Barker, Stephen, Crook, Nigel, Hayatleh , Khaled, Fellows, Neil, Barker, Stephen, Barker, Stephen, Crook, Nigel, Hayatleh , Khaled, and Fellows, Neil
- Abstract
Where robots interact directly with humans on a ‘one-to-one’ basis, it is often quite important for them to be emotionally acceptable, hence the growing interesting in humanoid robots. In some applications it is important that these robots do not just resemble a human being in appearance, but also move like a human being too, to make them emotionally acceptable – hence the interest in biomimetic humanoid robotics. The research described in this thesis is concerned with the design, analysis and evaluation of a biomimetic humanoid robotic head. It is biomimetic in terms of physical design - which is based around a simulated cervical spine, and actuation, which is achieved using pneumatic air muscles (PAMS). The primary purpose of the research, however, and the main original contribution, was to create a humanoid robotic head capable of mimicking complex non-purely rotational human head movements. These include a sliding front-to-back, lateral movement, and a sliding, side-to-side lateral movement. A number of different approaches were considered and evaluated, before finalising the design. As there are no generally accepted metrics in the literature regarding the full range of human head movements, the best benchmarks for comparison are the angular ranges and speeds of humans in terms on pitch (nod), roll (tilt) and yaw (rotate) were used for comparison, and these they were considered desired ranges for the robot. These measured up well in comparison in terms of angular speed and some aspects of range of human necks. Additionally, the lateral movements were measured during the nod, tilt and rotate movements, and established the ability of the robot to perform the complex lateral movements seen in humans, thus proving the benefits of the cervical spine approach. Finally, the emotional acceptance of the robot movements was evaluated against another (commercially made) robot and a human. This was a blind test, in that the (human) evaluators had no way of knowing whether
- Published
- 2016
50. Mathematical modelling of blood glucose regulation
- Author
-
Fitches, Molly J., Chidlow, Stewart, Hayatleh, Khaled, Ramsbottom, Roger, Fitches, Molly J., Chidlow, Stewart, Hayatleh, Khaled, and Ramsbottom, Roger
- Abstract
Exercise is beneficial for all individuals; it lowers blood pressure, keeps the heart healthy and increases insulin sensitivity. Recent studies have shown the power that regular exercise has to improve metabolic health, which in turn works to prevent and to reverse the onset of the widespread epidemics of type 2 diabetes (T2DM). However, diabetics taking insulin are required to meticulously plan exercise around meals and intake of insulin as they face an increased risk of hypoglycaemia from physical activity, which can discourage them from taking part. This thesis describes the use of systems of ordinary differential equations to model the effects of exercise on the glucose regulatory system, for both healthy and diabetic individuals. A particular focus is given to the role of glucagon, whose role is often neglected in glucoregulatory models, and its ability to enhance hepatic glucose production and so to prevent hypoglycaemia. Models of glucose-insulin-glucagon dynamics are first developed to describe an Intravenous glucose tolerance test (IVGTT), as the processes involved are simpler than in exercise and already widely modelled for glucose and insulin, thus is a good basis for validating the incorporation of glucagon. Mathematical models are used as tools within biological applications as they allow for an investigation into the dynamics that are involved in complex regulatory processes. The mathematical models in this thesis serve as accurate tools to predict blood glucose levels during exercise for both a non-diabetic and type 1 diabetic individual (T1DM) and emphasise exercise as a key element in the prevention of T2DM. By mathematically modelling the system and the mechanisms that occur to maintain glucose homeostasis an insight is gained into what the principal factors are for the greatest increase in insulin sensitivity and for the reduction in the likelihood of either hypoglycaemic or hyperglycaemic episodes. This may lead to recommendations for exercise pl
- Published
- 2016
Catalog
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.