73 results on '"Masaki Hashizume"'
Search Results
2. Fault Securing Techniques for Yield and Reliability Enhancement of RRAM
- Author
-
Shyue-Kung Lu, Zhi-Jia Liu, and Masaki Hashizume
- Published
- 2022
3. Enhanced Interconnect Test Method for Resistive Open Defects in Final Tests with Relaxation Oscillators
- Author
-
Masao Ohmatsu, Yuto Ohtera, Yuki Ikiri, Hiroyuki Yotsuyanagi, Shyue-Kung Lu, and Masaki Hashizume
- Published
- 2022
4. Detectable Resistance Increase of Open Defects in Assembled PCBs by Quiescent Currents through Embedded Diodes
- Author
-
Masaki Hashizume, Shyue-Kung Lu, Yuya Okumoto, and Hiroyuki Yotsuyanagi
- Subjects
Printed circuit board ,Materials science ,Electrical interconnect ,business.industry ,Spice ,food and beverages ,Optoelectronics ,Biasing ,Test method ,Current (fluid) ,business ,Diode - Abstract
It is discussed in this paper what resistance increase can be detected by an electrical interconnect test method that occurs after shipping to market at interconnects between ICs and printed circuit boards. The test method is based on a quiescent current made flow through a diode embedded for the tests. Independently of the current variations caused by process variations of ICs, we show by Spice simulations that resistance increase of 0.5 Ω can be detected by the test method with a measurement tool of 0.1mV resolution.
- Published
- 2021
5. On Delay Elements in Boundary Scan Cells for Delay Testing of 3D IC Interconnection
- Author
-
Masaki Hashizume, Toshiaki Satoh, and Hiroyuki Yotsuyanagi
- Subjects
Interconnection ,Boundary scan ,Pulse (signal processing) ,Computer science ,Design for testing ,Three-dimensional integrated circuit ,Hardware_PERFORMANCEANDRELIABILITY ,02 engineering and technology ,Propagation delay ,Chip ,020202 computer hardware & architecture ,Hardware_INTEGRATEDCIRCUITS ,0202 electrical engineering, electronic engineering, information engineering ,Electronic engineering ,020201 artificial intelligence & image processing ,Testability ,Hardware_LOGICDESIGN - Abstract
For testing delay faults in 3D IC interconnection, we have proposed a DFT (Design-for- Testability) method for TSVs using a modified boundary scan circuit with embedded Time-to-Digital Converter (TDCBS). A TDCBS cell has a delay element to form a delay line. In this paper, for improving delay resolution, delay gates that have small propagation delay time are investigated and implemented as a delay line. In order to prevent pulse shrinking of transition signal through a delay line, the proposed cell is designed to reduce the difference in transition delay between the delay for rising transition and for falling transition. The measurement results for an experimental chip show the effectiveness of our new design.
- Published
- 2019
6. Electrical Field Test Method of Resistive Open Defects between Dies by Quiescent Currents through Embedded Diodes
- Author
-
Masaki Hashizume, Hanna Soneda, Hiroyuki Yotsuyanagi, and Shyue-Kung Lu
- Subjects
010302 applied physics ,Interconnection ,Resistive touchscreen ,Materials science ,Fabrication ,business.industry ,Open-circuit voltage ,020208 electrical & electronic engineering ,Spice ,Electrical engineering ,Hardware_PERFORMANCEANDRELIABILITY ,02 engineering and technology ,Test method ,Fault (power engineering) ,01 natural sciences ,0103 physical sciences ,Hardware_INTEGRATEDCIRCUITS ,0202 electrical engineering, electronic engineering, information engineering ,business ,Diode - Abstract
Dies in 3D stacked ICs are connected with Through-Silicon-Vias or micro bumps. Resistive open defects may occur at interconnects between the dies in fabrication process. The defects may grow to an open circuit fault in the field after shipping to a market. In this paper, a field test method is proposed so as the defect to be detected after shipping to a market before it becomes an open circuit fault. This test method is based on a quiescent supply current that is made flow through an interconnect between dies only in tests. It is shown by Spice simulation that an increase of 0.01Ω is detected by the test method in field tests.
- Published
- 2019
7. On Delay Measurement Under Delay Variations in Boundary Scan Circuit with Embedded TDC
- Author
-
Shuya Kikuchi, Masaki Hashizume, and Hiroyuki Yotsuyanagi
- Subjects
Boundary scan ,Computer science ,Design for testing ,Circuit Failure ,02 engineering and technology ,Integrated circuit ,Chip ,Signal ,Line (electrical engineering) ,020202 computer hardware & architecture ,law.invention ,Control theory ,law ,0202 electrical engineering, electronic engineering, information engineering ,Calibration ,020201 artificial intelligence & image processing ,Hardware_LOGICDESIGN - Abstract
With the high integration of integrated circuits, small delay faults have occurred as the cause of a circuit failure. We have proposed a method for testing small delay faults using a boundary scan circuit with embedded TDC (TDCBS). In this method, delay faults are detected by using the number of stages in which a transition signal has propagated through a delay line. However, there exists delay variation in a delay line. This paper investigated delay variation by measuring transition delay for different paths in the delay line. In addition, to calibrate delay variation, we investigated a calibration method for considering the variation of wire length and delay in a delay line in TDCBS. Measurement results for an experimental chip show that the method can compensate the variations in the delay line.
- Published
- 2019
8. Stand-by Mode Test Method of Interconnects between Dies in 3D ICs with IEEE 1149.1 Test Circuits
- Author
-
Michiya Kanda, Shyue-Kung Lu, Masaki Hashizume, Daisuke Yabui, and Hiroyuki Yotsuyanagi
- Subjects
Resistive touchscreen ,Mode (computer interface) ,Computer science ,Spice ,Stacking ,Interconnect test ,Electronic engineering ,Test method ,Electronic circuit ,Test (assessment) - Abstract
In this paper, we propose a stand-by interconnect test method of 3D stacked ICs with IEEE 1149.1 test circuits embedded in dies. Resistive open defects are detected after shipping to a market by the test method that occur at input interconnects of dies operating at a stand-by mode. Feasibility of the stand-by tests is examined by SPICE simulation. It is shown that a resistive open defect of $83 k \Omega$ and above can be detected at a test speed of 20MHz by the test method.
- Published
- 2018
9. Resistive Open Defect Detection in SoCs by a Test Method Based on Injected Charge Volume after Test Input Application
- Author
-
Shyue-Kung Lu, Masaki Hashizume, Yuta Matsumoto, and Hiroyuki Yotsuyanagi
- Subjects
Resistive touchscreen ,Materials science ,business.industry ,Spice ,Test method ,law.invention ,Power (physics) ,Capacitor ,law ,Optoelectronics ,Inverter ,Voltage source ,business ,Electronic circuit - Abstract
A test method is proposed of resistive open defects in an SoC by means of charge volume injected from the VDD terminal. The charge is injected after providing a test input vector from a charge injector instead of a DC power voltage source. It is shown by Spice simulation that a resistive open defect in four parallel inverter chain circuits of 30 stages whose resistance is larger than 10k$\Omega$ can be detected by the test method.
- Published
- 2018
10. Test Time Reduction on Testing Delay Faults in 3D ICs Using Boundary Scan Design
- Author
-
Satoshi Hirai, Hiroyuki Yotsuyanagi, and Masaki Hashizume
- Subjects
Reduction (complexity) ,Boundary scan ,Control theory ,Computer science ,Design for testing ,0202 electrical engineering, electronic engineering, information engineering ,Three-dimensional integrated circuit ,020201 artificial intelligence & image processing ,02 engineering and technology ,Simulation ,Application time ,020202 computer hardware & architecture - Abstract
A boundary scan design with embedded time-to-digital converter (TDCBS) has been proposed for testing small delay faults. In this paper, the TDCBS is applied for testing TSVs in 3D IC. To reduce test application time of the TDCBS, we propose a modified TAP controller that utilizes the bypass mode for reducing unnecessary scan shifts during observation of the captured results. The simulation for an experimental circuit is shown to evaluate the effectiveness of the proposed method.
- Published
- 2018
11. A Sequentially Untestable Fault Identification Method Based on n-Bit State Cube Justification
- Author
-
Masayuki Arai, Hiroyuki Yotsuyanagi, Masaki Hashizume, Masayoshi Yoshimura, Toshinori Hosokawa, Morito Niseki, and Hiroshi Yamazaki
- Subjects
Sequential logic ,Computer science ,Test pattern generators ,Sequential test ,Hardware_PERFORMANCEANDRELIABILITY ,02 engineering and technology ,Fault (power engineering) ,020202 computer hardware & architecture ,Identification (information) ,0202 electrical engineering, electronic engineering, information engineering ,Preprocessor ,State (computer science) ,Cube ,Algorithm ,Hardware_LOGICDESIGN - Abstract
Non-scan based test generation is required to reduce test cost and improve security. However, sequential test generation consumes a lot of time to identify untestable faults. Therefore, it is important to identify untestable faults in the preprocessing of the test generation. In this paper, an unreachable state identification method, which identifies whether states on a few flip-flops can be justified using SAT, and an untestable fault identification method using the unreachable states are proposed. Experimental results show that our proposed method was effective compared with conventional methods.
- Published
- 2018
12. Open Defect Detection with a Built-in Test Circuit by IDDT Appearance Time in CMOS ICs
- Author
-
Shyue-Kung Lu, Ayumu Kambara, Hiroyuki Yotsuyanagi, Daichi Miyoshi, and Masaki Hashizume
- Subjects
CMOS ,business.industry ,Computer science ,Logic gate ,Spice ,Embedding ,Device under test ,Hardware_PERFORMANCEANDRELIABILITY ,Test method ,business ,Testability ,Computer hardware ,Test (assessment) - Abstract
We propose a supply current test method with a built-in sensor for detecting open defects on signal lines in CMOS logic circuits. The test method is based on an appearance time of dynamic supply current that flows when a test input vector is provided to a device under test. In addition, we propose a test pattern generation algorithm for the test method. An IC embedding the sensor is prototyped to examine the testability of the test method. We show by SPICE simulation and by some experiments with the IC that open defects that is undetectable by delay tests can be detected by the test method.
- Published
- 2017
13. Resistive open defects detected by interconnect testing based on charge volume injected to 3D ICs
- Author
-
Hiroyuki Yotsuyanagi, Masaki Hashizume, Shyue-Kung Lu, Kouhei Ohtani, and Naho Osato
- Subjects
010302 applied physics ,Resistive touchscreen ,Interconnection ,Materials science ,business.industry ,Spice ,Three-dimensional integrated circuit ,Hardware_PERFORMANCEANDRELIABILITY ,02 engineering and technology ,Test method ,01 natural sciences ,Capacitance ,020202 computer hardware & architecture ,law.invention ,Power (physics) ,Capacitor ,law ,0103 physical sciences ,Hardware_INTEGRATEDCIRCUITS ,0202 electrical engineering, electronic engineering, information engineering ,Optoelectronics ,business - Abstract
We have proposed a power supply circuit and an electrical interconnect test method based on charge volume supplied from the power supply circuit. We optimize the supply circuit so as for small resistive open defects that occur at interconnects among dies in 3D stacked ICs to be detected by the test method. We examine what resistive open defects can be detected with the optimized power supply circuit by Spice simulation. The simulation results show that resistive open defects of 1Ω and above can be detected by the test method with the power supply circuit.
- Published
- 2017
14. Fault-Aware Page Address Remapping Techniques for Enhancing Yield and Reliability of Flash Memories
- Author
-
Masaki Hashizume, Hiroyuki Yotsuyanagi, Shyue-Kung Lu, and Shu-Chi Yu
- Subjects
Computer science ,business.industry ,Logic gate ,Embedded system ,0202 electrical engineering, electronic engineering, information engineering ,Inversion (meteorology) ,02 engineering and technology ,Repair rate ,business ,Data bits ,020202 computer hardware & architecture - Abstract
Based on the fault behaviors of conventional fault models, the 1-safe and 0-safe fault types are derived in this paper. We can try to store the safe value of a flash cell such that the fault effects can be masked. To boost the masking probability, both the data inversion (DI) and the page address remapping (PAR) techniques are also proposed. DI tries to complement the data bits to be programmed if their values derivate from the safe values of the corresponding faulty flash cells. PAR manipulates the logical-to-physical mapping of data words and the buffer words such that faulty cells can be programmed with their safe values. Since most of the fault effects are masked, we can reduce the strength of the adopted ECC or the amount of incorporated redundancies. The corresponding hardware architectures are also developed. A simulator is developed to evaluate the hardware overhead, repair rate, and reliability. According to experimental results, these measures can be improved significantly with negligible hardware overhead.
- Published
- 2017
15. A built-in current sensor made of a comparator of offset cancellation type for electrical interconnect tests of 3D ICs
- Author
-
Michiya Kanda, Shyue-Kung Lu, Masaki Hashizume, and Hiroyuki Yotsuyanagi
- Subjects
Offset cancellation ,Resistive touchscreen ,Comparator ,business.industry ,Computer science ,Spice ,Process (computing) ,Electrical engineering ,Hardware_PERFORMANCEANDRELIABILITY ,Propagation delay ,Electrical interconnect ,Hardware_INTEGRATEDCIRCUITS ,Radio frequency ,business - Abstract
We propose a built-in test circuit to detect resistive open defects occurring at interconnects between dies of 3D ICs. The test circuit consists of an I-V converter and a comparator of offset cancellation type. Feasibility of the tests with the circuit is examined by SPICE simulation. It is shown that resistive open defects of 5Ω and above can be detected per 240nsec under process variations of MOSs in the comparator.
- Published
- 2017
16. A defective level monitor of open defects in 3D ICs with a comparator of offset cancellation type
- Author
-
Hiroyuki Yotsuyanagi, Michiya Kanda, Shyue-Kung Lu, and Masaki Hashizume
- Subjects
010302 applied physics ,Offset cancellation ,Resistive touchscreen ,Comparator ,business.industry ,Computer science ,Spice ,Electrical engineering ,Process (computing) ,Hardware_PERFORMANCEANDRELIABILITY ,02 engineering and technology ,01 natural sciences ,020202 computer hardware & architecture ,Threshold voltage ,Logic gate ,0103 physical sciences ,Hardware_INTEGRATEDCIRCUITS ,0202 electrical engineering, electronic engineering, information engineering ,business ,Sensitivity (electronics) - Abstract
Resistive open defects in 3D ICs may change into hard open ones that cause logical errors after shipping to a market. In this paper, a built-in defective level monitoring circuit is proposed to monitor the changing process of resistive open defects occurring at interconnects among dies of 3D ICs in a market. The defect level of a resistive open defect is monitored by means of quiescent supply current made flow with an IEEE 1149.1 test circuit embedded inside dies in the ICs. The monitoring circuit consists of an I-V converter and a comparator of offset cancellation type. Feasibility of the process monitoring is examined by SPICE simulation in this paper. It is shown that the changing process of a resistive open defect can be monitored at the sensitivity of 5Ω.
- Published
- 2017
17. A defect level monitor of resistive open defect at interconnects in 3D ICs by injected charge volume
- Author
-
Kouhei Ohtani, Shyue-Kung Lu, Naho Osato, Masaki Hashizume, and Hiroyuki Yotsuyanagi
- Subjects
Resistive touchscreen ,Materials science ,business.industry ,Spice ,Volume (computing) ,Process (computing) ,Three-dimensional integrated circuit ,Charge (physics) ,02 engineering and technology ,020202 computer hardware & architecture ,law.invention ,Capacitor ,law ,0202 electrical engineering, electronic engineering, information engineering ,Optoelectronics ,sense organs ,skin and connective tissue diseases ,business - Abstract
Resistive open defects may occur at interconnects among dies in 3D stacked ICs. A defect level monitor is proposed so as for the defects to be detected before they change into a hard open defect that generates logical errors. The changing process of resistive open defects is monitored by means of charge volume injected from the monitor. It is shown by Spice simulation that resistive open defects whose resistance is greater than 2Q can be detected by online tests with the monitor before changing them to hard open defects in the field.
- Published
- 2017
18. On selection of adjacent lines in test pattern generation for delay faults considering crosstalk effects
- Author
-
Yuuya Ohama, Hiroshi Takahashi, Masaki Hashizume, Yoshinobu Higami, and Hiroyuki Yotsuyanagi
- Subjects
Physics ,Coupling ,Semiconductor device fabrication ,Skew ,020206 networking & telecommunications ,02 engineering and technology ,Pattern generation ,Topology ,Capacitance ,020202 computer hardware & architecture ,Crosstalk ,Logic gate ,0202 electrical engineering, electronic engineering, information engineering ,Miniaturization - Abstract
With miniaturization of semiconductor manufacturing process, line spacing becomes narrower and hence the influence of coupling capacitance cannot be ignored. The signal delay on a defective line is affected by the signal transitions on its adjacent lines through the coupling capacitance. In addition, the delay size depends on the timing skew between signal transitions on the defective line and its adjacent lines. In test pattern generation, not all adjacent lines are required to have signal transitions to excite the fault effect if a large relative timing skew exists between the faulty line and the adjacent line. In this paper, we propose a selection method of adjacent lines for assigning signal transitions in test pattern generation. The proposed method can reduce the number of adjacent lines used in test pattern generation without degrading the quality of test pattern that can excite the fault effect.
- Published
- 2017
19. A power supply circuit for interconnect tests based on injected charge volume of 3D IC
- Author
-
Kouhei Ohtani, Hiroyuki Yotsuyanagi, Shyue-Kung Lu, Masaki Hashizume, and Daisuke Suga
- Subjects
010302 applied physics ,Interconnection ,Resistive touchscreen ,Engineering ,Switched-mode power supply ,Electrical load ,business.industry ,Spice ,Electrical engineering ,Three-dimensional integrated circuit ,Hardware_PERFORMANCEANDRELIABILITY ,02 engineering and technology ,Test method ,01 natural sciences ,020202 computer hardware & architecture ,Power (physics) ,0103 physical sciences ,Hardware_INTEGRATEDCIRCUITS ,0202 electrical engineering, electronic engineering, information engineering ,Electronic engineering ,business - Abstract
A power supply circuit and an electrical interconnect test method are proposed to detect open defects at interconnects between dies in 3D ICs. The test method is based on the amount of charge injected from the power supply voltage source. It is shown by Spice simulation that resistive open defects whose resistance is greater than 20Ω can be detected with the power supply circuit by the test method.
- Published
- 2016
20. Testability for resistive open defects by electrical interconnect test of 3D ICs without boundary scan flip flops
- Author
-
Shyue-Kung Lu, Fara Ashikin Ali, Masaki Hashizume, Hiroyuki Yotsuyanagi, and Yuki Ikiri
- Subjects
010302 applied physics ,Resistive touchscreen ,Engineering ,Boundary scan ,business.industry ,Design for testing ,Spice ,Three-dimensional integrated circuit ,Hardware_PERFORMANCEANDRELIABILITY ,02 engineering and technology ,Integrated circuit ,Test method ,01 natural sciences ,020202 computer hardware & architecture ,law.invention ,law ,0103 physical sciences ,Hardware_INTEGRATEDCIRCUITS ,0202 electrical engineering, electronic engineering, information engineering ,Electronic engineering ,business ,Testability - Abstract
A three-dimensional integrated circuit is fabricated by stacking multiple dies. A resistive open defect may occur at interconnects between the dies by a void and a crack during fabrication process. We have proposed an electrical test method for an IC made of dies in which boundary scan flip flops are not embedded. In this paper, testability of the test method for resistive open defects is examined by Spice simulation. The results show that a resistive open defect whose resistance is greater than 150Ω is able to be detected at a test speed of 500kHz.
- Published
- 2016
21. Adaptive ECC Techniques for Yield and Reliability Enhancement of Flash Memories
- Author
-
Shyue-Kung Lu, Masaki Hashizume, and Shang-Xiu Zhong
- Subjects
Hardware_MEMORYSTRUCTURES ,business.industry ,Computer science ,Code word ,020206 networking & telecommunications ,02 engineering and technology ,computer.file_format ,Fault (power engineering) ,Maintenance engineering ,Flash memory ,020202 computer hardware & architecture ,Built-in self-test ,Embedded system ,0202 electrical engineering, electronic engineering, information engineering ,Overhead (computing) ,Bitmap ,business ,computer ,Reliability (statistics) - Abstract
ECC techniques have been widely used for protecting flash memory endurance and permanent faults. Therefore, the fabrication yield and reliability can be enhanced. However, if the number of faulty bits within a codeword is greater than the protection capability of the adopted ECC techniques, the effectiveness of the protection will decrease rapidly. In this paper, adaptive ECC techniques based on address remapping are proposed to cure this drawback. We can change the logical-to-physical address mapping of the page buffer such that faulty cells can be evenly distributed into different codewords. Based on the production test or on-line BIST results, the fault bitmap can be used for executing the remapping algorithm and evaluating control words. Based on the control words, faulty cells can be evenly distributed into different codewords. To conduct the address remapping, a novel page buffer design is also proposed. A simulator is developed to evaluate the hardware overhead, repair rate, effective yield, and reliability. According to experimental results, repair rate, yield, and reliability can be improved significantly with negligible hardware overhead.
- Published
- 2016
22. A built-in defective level monitor of resistive open defects in 3D ICs with logic gates
- Author
-
Akihiro Odoriba, Masaki Hashizume, Shyue-Kung Lu, and Hiroyuki Yotsuyanagi
- Subjects
010302 applied physics ,Engineering ,Resistive touchscreen ,business.industry ,Process (computing) ,Three-dimensional integrated circuit ,Hardware_PERFORMANCEANDRELIABILITY ,02 engineering and technology ,01 natural sciences ,500 kHz ,020202 computer hardware & architecture ,Logic gate ,0103 physical sciences ,Hardware_INTEGRATEDCIRCUITS ,0202 electrical engineering, electronic engineering, information engineering ,Electronic engineering ,Embedding ,sense organs ,skin and connective tissue diseases ,business - Abstract
Resistive open defects in 3D ICs may change into hard open ones. In this paper, a built-in test circuit is proposed to monitor the changing process of the resistive open defects occurring at interconnects between dies embedding an IEEE 1149.1 test circuit. Feasibility of the process monitoring is examined experimentally in a PCB circuit made of ICs embedding the test circuit. It is shown that the changing process of a resistive open defect can be monitored at a test speed of 500 kHz.
- Published
- 2016
23. A built-in electrical test circuit for detecting open leads in assembled PCB circuits
- Author
-
Zvi S. Roth, Masaki Hashizume, Takumi Miyabe, Hiroyuki Yotsuyanagi, and Shyue-Kung Lu
- Subjects
Engineering ,business.industry ,Circuit design ,020208 electrical & electronic engineering ,Electrical engineering ,Hardware_PERFORMANCEANDRELIABILITY ,02 engineering and technology ,Discrete circuit ,Integrated circuit layout ,Electronic circuit simulation ,Circuit extraction ,Hardware_INTEGRATEDCIRCUITS ,0202 electrical engineering, electronic engineering, information engineering ,Electronic engineering ,Equivalent circuit ,business ,Short circuit ,Hardware_LOGICDESIGN ,Linear circuit - Abstract
In this paper, a built-in electrical test circuit is proposed to detect an open defect at an interconnect between a land on a printed circuit board and an IC. The test circuit is made of an integrating circuit, nMOS switches and a switch control circuit. A time-varying signal generated by the integrating circuit is provided to a targeted interconnect as a stimulus signal in the tests. An input buffer gate in an IC is utilized as an open sensor in the tests. The open defect is detected by means of supply current of the sensor. We examine by Spice simulation whether open defects can be detected by using the test circuit. The results reveal us that an open defect can be detected at a test speed of 50 kHz for each input terminal of an IC.
- Published
- 2016
24. Integration of Hard Repair Techniques with ECC for Enhancing Fabrication Yield and Reliability of Embedded Memories
- Author
-
Shyue-Kung Lu, Cheng-Ju Tsai, and Masaki Hashizume
- Subjects
Hardware architecture ,Engineering ,Fabrication ,Built-in self-test ,business.industry ,Redundancy (engineering) ,Repair rate ,business ,Error detection and correction ,Maintenance engineering ,Reliability engineering - Abstract
Error correction code (ECC) and hard repair (built-in self-repair) techniques by using redundancies have been widely used for improving the yield and reliability of memories. The target faults of these two schemes are soft errors and permanent faults, respectively. In recent works, there are also some techniques integrating ECC and BISR to deal with soft errors and hard defects simultaneously. However, this will compromise reliability since some of the ECC protection capability is used for repairing hard defects. To cure this dilemma, we propose an ECC-enhanced BISR (EBISR) technique which uses ECC to repair single permanent faults first and spares for the remaining faults in the production/power-on test and repair stage. However, techniques are proposed to maintain the original reliability during the on-line test and repair stage. We also propose the corresponding hardware architecture of the EBISR scheme. A simulator is implemented to evaluate the hardware overhead, repair rate, and reliability. Experimental results show that the proposed EBISR scheme can improve yield and reliability significantly with negligible hardware overhead.
- Published
- 2015
25. An enhanced built-in self-repair technique for yield and reliability improvement of embedded memories
- Author
-
Hao-Wei Lin, Masaki Hashizume, and Shyue-Kung Lu
- Subjects
Computer science ,Heuristic (computer science) ,business.industry ,Embedded system ,Reliability (computer networking) ,Code (cryptography) ,Code word ,Overhead (computing) ,Fault (power engineering) ,Error detection and correction ,business ,Scrambling - Abstract
Instead of using hardware redundancy and information redundancy for the repair of permanent faults and soft errors, respectively. We try to use the error detection/correction (EDAC) codes for correcting both faults. However, this is not suitable for a codeword containing multiple faulty bits. Fortunately, we propose the fault scrambling technique to distribute faulty bits into different codewords such that the number of faulty cells in each codeword is below the protection capability of the adopted EDAC code. However, it is inevitable to seek for efficient algorithm for the evaluation of control words to steer the scrambling of faults. Therefore, a heuristic scrambling analysis algorithm suitable for built-in implementation is proposed. A simulator is developed to evaluate the hardware overhead and repair rate. According to experimental results, the repair rate can be improved significantly with negligible hardware overhead.
- Published
- 2015
26. Electrical interconnect test method of 3D ICs without boundary scan flip flops
- Author
-
Yuki Ikiri, Hiroyuki Yotsuyanagi, Shoichi Umezu, Masaki Hashizume, Shyue-Kung Lu, and Fara Ashikin Ali
- Subjects
Engineering ,Resistive touchscreen ,Boundary scan ,business.industry ,Circuit design ,Hardware_PERFORMANCEANDRELIABILITY ,Test method ,Integrated circuit design ,FLOPS ,law.invention ,law ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Resistor ,Physical design ,business ,Hardware_LOGICDESIGN - Abstract
An electrical interconnect test method and a testable design method are proposed of a 3D stacked ICs made of dies in which boundary scan flip flops are not embedded in this paper. Open defects occurring at interconnects between dies designed by the testable design method are detected by the test method. In order to examine feasibility of the electrical tests, a PCB circuit is tested by the test method made of a prototype IC designed by the testable design method. The experimental results show that a hard open defect and a resistive open one are able to be detected by the test method at a test speed of 500 kHz.
- Published
- 2015
27. Electrical interconnect test method of 3D ICs by injected charge volume
- Author
-
Masaki Hashizume, Daisuke Suga, Hiroyuki Yotsuyanagi, and Shyue-Kung Lu
- Subjects
Resistive touchscreen ,Engineering ,Electrical load ,business.industry ,Capacitive sensing ,Spice ,Electrical engineering ,Three-dimensional integrated circuit ,Hardware_PERFORMANCEANDRELIABILITY ,Test method ,Line (electrical engineering) ,Hardware_INTEGRATEDCIRCUITS ,business ,Short circuit - Abstract
In this paper, an electrical test method and a power supply circuit are proposed for open defects at interconnects between dies in a 3D IC. The test method is based on volume of charge injected from the power supply circuit. Feasibility of the electrical tests is examined by Spice simulation. The simulation results show that a hard open defect, capacitive ones and resistive ones whose resistance is greater than or equal to 100Ω may be detected at a test speed of 0.9MHz.
- Published
- 2015
28. On TSV array defect detection method using two ring-oscillators considering signal transitions at adjacent TSVs
- Author
-
Masaki Hashizume, Akihiro Fujiwara, and Hiroyuki Yotsuyanagi
- Subjects
Crosstalk ,Resistive touchscreen ,Materials science ,Coupling effect ,business.industry ,Design for testing ,Electronic engineering ,Three-dimensional integrated circuit ,Optoelectronics ,business ,Fault detection and isolation - Abstract
In 3D IC testing, resistive open defects in TSVs are difficult to test since its delay size is usually very small. In this paper, we propose a new test circuit for detecting delay faults in TSVs considering the coupling effect between adjacent TSVs in a TSV array since a transition signal at the defective TSV is more affected by crosstalk from its adjacent lines compared with a fault-free TSV. In the proposed design-for-testability circuit, TSVs are connected into two rings that can provide opposite transitions for adjacent TSVs to increase the crosstalk induced delay. We estimated the detectability of open defects in a TSV by simulation.
- Published
- 2015
29. Electrically testable CMOS image pixel circuit
- Author
-
Shingo Saijo, Masaki Hashizume, and Hiroyuki Yotsuyanng
- Subjects
Engineering ,CMOS sensor ,Pixel ,business.industry ,Design for testing ,Spice ,ComputingMethodologies_IMAGEPROCESSINGANDCOMPUTERVISION ,Diode-or circuit ,Hardware_PERFORMANCEANDRELIABILITY ,Circuit extraction ,CMOS ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Image sensor ,business ,ComputingMethodologies_COMPUTERGRAPHICS ,Hardware_LOGICDESIGN - Abstract
A CMOS image pixel circuit is proposed which is able to be tested by an electrical test method in this paper. The image pixel circuit is tested as an analog circuit without irradiating light to it. A CMOS image sensor is designed to evaluate testability of the pixel circuit. It is shown by SPICE simulation whether 89% of open defects inserted in the image pixel circuit are detected by the electrical test method.
- Published
- 2015
30. Electrical interconnect test of 3D ICs made of dies without ESD protection circuits with a built-in test circuit
- Author
-
Shyue-Kung Lu, Masaki Hashizume, Akihiro Odoriba, Kosuke Nanbara, and Hiroyuki Yotsuyanagi
- Subjects
Interconnection ,Engineering ,business.industry ,Spice ,Electrical engineering ,Supply current ,Hardware_PERFORMANCEANDRELIABILITY ,Test method ,Integrated circuit design ,Test (assessment) ,Electrical interconnect ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,business ,Hardware_LOGICDESIGN ,Electronic circuit - Abstract
In this paper, an electrical interconnect test method and a built-in test circuit are proposed to detect and locate open defects in a 3D stacked IC made of dies, in which ESD protection circuits are not embedded. The test method is based on quiescent supply current that is made flow through the interconnect to be tested only in the tests. Feasibility of the tests is evaluated by Spice simulation. The simulation results show that open defects in a 3D stacked IC not embedding ESD protection circuits are detected by the test method, like in the tests of ICs embedding ESD protection circuits.
- Published
- 2015
31. Hybrid scrambling technique for increasing the fabrication yield of NROM-Based ROMs
- Author
-
Shyue-Kung Lu, Masaki Hashizume, Shu-Ling Lin, and Hao-Wei Lin
- Subjects
Logical address ,business.industry ,Computer science ,Embedded system ,ComputingMethodologies_IMAGEPROCESSINGANDCOMPUTERVISION ,Code (cryptography) ,Overhead (computing) ,business ,Chip ,Row ,Column (database) ,Word (computer architecture) ,Scrambling - Abstract
Hybrid scrambling technique is proposed for NROM-based ROMs in order to enhance the fabrication yield and reliability. Besides the traditional hardware redundancy techniques, fault masking features are also exploited to further improve the fabrication yield and reduce the amount of extra spare rows/columns. The hybrid scrambling technique basically consists of the row scrambling and the column scrambling techniques. Therefore, instead of scrambling a memory row/column, a logical memory cell can be scrambled into any of the logical memory cell address. This greatly improves the flexibility of scrambling. A hybrid scrambling control word is used for the control of the scrambling. Since the codes to be programmed into the NROM chips are known before programming, selecting a suitable code for programming a faulty NROM chip is helpful to further mask the faulty effects. Based on the proposed technique, possibilities of fault masking can be maximized. The proposed test and repair techniques can be easily incorporated into the ROM BIST architectures. According to experimental results, the fabrication yield can be improved significantly. Moreover, the incurred hardware overhead is almost negligible.
- Published
- 2015
32. A testable design for electrical interconnect tests of 3D ICs
- Author
-
Hiroyuki Yotsuyanagi, Shyue-Kung Lu, Fara Ashikin Ali, Shoichi Umezu, Akihiro Odoriba, and Masaki Hashizume
- Subjects
Resistive touchscreen ,Interconnection ,Engineering ,Through-silicon via ,business.industry ,Design for testing ,Spice ,Three-dimensional integrated circuit ,Hardware_PERFORMANCEANDRELIABILITY ,Integrated circuit design ,Automatic test pattern generation ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,business - Abstract
A testable design method for electrical testing is proposed in this paper to detect open defects occurring at interconnects between dies in a 3D IC and locate the defective interconnects. An IEEE 1149.1 test circuit is utilized to provide a test input vector to a targeted interconnect in the electrical tests. Feasibility of the electrical tests is evaluated by Spice simulation. It is shown by the experiments that a hard open defect and a resistive open defect can be detected at a test speed of 1GHz.
- Published
- 2015
33. A built-in supply current test circuit for electrical interconnect tests of 3D ICs
- Author
-
Shyue-Kung Lu, Shoichi Umezu, Hiroyuki Yotsuyanagi, and Masaki Hashizume
- Subjects
Engineering ,Boundary scan ,business.industry ,Circuit design ,Electrical engineering ,Three-dimensional integrated circuit ,Hardware_PERFORMANCEANDRELIABILITY ,Integrated circuit design ,Discrete circuit ,Integrated circuit layout ,Circuit extraction ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Physical design ,business - Abstract
In this paper, a built-in supply current test circuit is proposed to detect open defects occurring at interconnects between dies including an IEEE 1149.1 test circuit and locate the defective interconnects in a 3D IC. Feasibility of interconnect tests with the test circuit is examined by some experiments with a prototyping IC in which the test circuit is embedded and by Spice simulation. The simulation results show that a hard open defect, a capacitive open one of 10nF and a resistive open one of 1kΩ can be detected at a test speed of 1MHz per an interconnect.
- Published
- 2014
34. Built-In Scrambling Analysis for Yield Enhancement of Embedded Memories
- Author
-
Seiji Kajihara, Shyue-Kung Lu, Hao-Wei Lin, Hao-Cheng Jheng, and Masaki Hashizume
- Subjects
Computer science ,business.industry ,Code word ,computer.file_format ,Maintenance engineering ,Scrambling ,Search engine ,Built-in self-test ,Embedded system ,Bitmap ,Algorithm design ,business ,computer ,Coding (social sciences) - Abstract
Fault scrambling technique is considered a promising way to distribute faulty bits into different code words such that the number of faulty cells in each codeword is below the protection capability of the adopted EDAC coding techniques. However, the effectiveness of the scrambling technique depends on the determination of the row/column scrambling control words. Therefore, we propose a heuristic algorithm suitable for built-in implementation for the evaluation of control words based on the fault bitmap and the specifications of the memory. The corresponding built-in scrambling analysis (BISA) circuit is also proposed. The BISA module can be easily integrated into the conventional built-in self-repair (BISR) module. A simulator is developed to evaluate the hardware overhead and repair rate. According to experimental results, the repair rate can be improved significantly with negligible hardware overhead.
- Published
- 2014
35. Threshold value estimation of electrical interconnect tests with scan FFs
- Author
-
Masaki Hashizume, Shyue-Kung Lu, Shoichi Umezu, Hiroyuki Yotsuyanagi, and Kousuke Nambara
- Subjects
Printed circuit board ,Engineering ,Resistive touchscreen ,Electrical interconnect ,business.industry ,Threshold limit value ,Circuit design ,Electrical engineering ,Electronic engineering ,Three-dimensional integrated circuit ,business - Abstract
An estimation method of a threshold value for electrical interconnect tests is proposed for detecting open defects at interconnects between dies in a 3D IC. Threshold values of a circuit made of our prototyping IC on a printed circuit board are derived by the estimation method. The results show us that resistive open defects whose resistance is larger than 16.1Ω can be detected with a threshold value estimated by the method.
- Published
- 2014
36. Electrical test method of open defects at data buses in 3D SRAM IC
- Author
-
Tetsuo Tada, Yudai Shiraishi, Shyue-Kung Lu, Masaki Hashizume, and Hiroyuki Yotsuyanagi
- Subjects
Resistive touchscreen ,Engineering ,Random access memory ,Printed circuit board ,business.industry ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Supply current ,Hardware_PERFORMANCEANDRELIABILITY ,Test method ,Static random-access memory ,business ,System bus - Abstract
An electrical test method is proposed for detecting an open defect occurring at a data bus of a 3D SRAM IC. Targeted defects are a hard open defect and a soft one in a data bus. The test method is based on supply current of the IC. There is no need to add a circuit for the test method to an original circuit. Feasibility of the tests is examined by some experiments for a circuit made of an SRAM IC on a printed circuit board. The experimental results show us that resistive open defects whose resistance is greater than 300Ω can be detected by the test method.
- Published
- 2014
37. Pin open detection of BGA IC by supply current testing
- Author
-
Masaki Hashizume, Akira Ono, and Hiroyuki Yotsuyanagi
- Subjects
Engineering ,business.industry ,fungi ,food and beverages ,Hardware_PERFORMANCEANDRELIABILITY ,Test probe ,Test method ,CMOS ,Test vector ,Soldering ,Logic gate ,Ball grid array ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,business ,Logic probe - Abstract
In this paper, we propose a test method for detecting pin opens of CMOS logic ICs in assembled PCBs. The test method is based on supply current of a circuit under test which flows when a time-varying signal is provided to a targeted pin with a test probe as a stimulus. Test signal's amplitude is less than VDD. Test vector generations are not needed for the tests. In the test, the test probe also can be checked simultaneously. The test can be used on devices such as BGA ICs which solder parts are hidden from a field of view. We show by some experiments that pin opens of BGA ICs can be detected by the supply current test method.
- Published
- 2014
38. Efficient test length reduction techniques for interposer-based 2.5D ICs
- Author
-
Jin-Hua Hong, Masaki Hashizume, Shyue-Kung Lu, Zheng-Ru Tsai, and Huai-Min Li
- Subjects
Interconnection ,Engineering ,business.product_category ,business.industry ,Reuse ,Reduction (complexity) ,Reliability (semiconductor) ,Hardware_INTEGRATEDCIRCUITS ,Interposer ,Electronic engineering ,Die (manufacturing) ,Macro ,business ,Daisy chain - Abstract
Three-dimensional integration is considered a promising solution to cure the challenges of performance, power consumption, quality, and reliability issues. The feature of 2.5D ICs is that the dies are stacked on a passive silicon interposer and the dies communicate with each other by means of TSV-based interconnects and re-Distribution layers (RDL) within the silicon interposer. This paper aims to investigate the efficient post-bond test technique for the 2.5D ICs with silicon interposer. In order to efficiently reuse the functional interconnects as the parallel TAM (test access mechanism) for testing dies, a novel macro-die-based interconnect reuse strategy and its corresponding design-for-test (DFT) architecture are proposed in this paper. The proposed strategy merges several dies to form a macro die and then connected to other dies to form a daisy chain for testing. Experimental results show that the proposed techniques have higher success rates for the required TAM width constraints. Moreover, since we can get wider TAMs, the test length then can be reduced significantly.
- Published
- 2014
39. A built-in supply current test circuit for pin opens in assembled PCBs
- Author
-
Masaki Hashizume, Hiroyuki Yotsuyanagi, and Shoichi Umezu
- Subjects
Engineering ,Boundary scan ,business.industry ,Circuit design ,Electrical engineering ,Diode-or circuit ,Hardware_PERFORMANCEANDRELIABILITY ,Integrated circuit ,Discrete circuit ,Circuit extraction ,law.invention ,law ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,IC power-supply pin ,Integrated circuit packaging ,business ,Hardware_LOGICDESIGN - Abstract
In this paper, a built-in test circuit of electrical tests is proposed to detect pin opens of CMOS ICs. When a circuit is tested by the test method, current is made to flow through a targeted pin. An open defect is detected by means of the difference between the current of a defect-free circuit and the measured one. Feasibility of tests with the built-in supply current test circuit is examined by Spice simulation. It is shown that a pin open in a CMOS IC can be detected with the test circuit at a speed of 1MHz.
- Published
- 2014
40. DFT for supply current testing to detect open defects at interconnects in 3D ICs
- Author
-
Hiroyuki Yotsuyanagi, Zvi S. Roth, Masaki Hashizume, Shohei Suenaga, and Shyue-Kung Lu
- Subjects
Engineering ,Boundary scan ,business.industry ,Design for testing ,Three-dimensional integrated circuit ,Mixed-signal integrated circuit ,Hardware_PERFORMANCEANDRELIABILITY ,Integrated circuit design ,Automatic test pattern generation ,Integrated circuit layout ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,business ,IC layout editor - Abstract
In this paper, a Design-for-Testability method is proposed to detect an open defect occurring at an interconnect between dies in a 3D IC. The open defect is detected by means of a supply current flowing whenever a time-varying voltage signal is provided to the targeted interconnect as a test input stimulus. Feasibility of the test method is examined by targeted experiments and circuit simulations. It is shown that an open defect in a testable designed IC is capable of being detected by measuring the supply current of the IC.
- Published
- 2013
41. Diagnosing Resistive Open Faults Using Small Delay Fault Simulation
- Author
-
Hironobu Yotsuyanagi, Koji Yamazaki, Kewal K. Saluja, Masaki Hashizume, Hiroshi Takahashi, Yoshinobu Higami, and Toshiyuki Tsutsumi
- Subjects
Stuck-at fault ,Signal transition ,Resistive touchscreen ,Engineering ,business.industry ,Line (geometry) ,Benchmark (computing) ,Electronic engineering ,Fault Simulator ,Hardware_PERFORMANCEANDRELIABILITY ,business ,Fault (power engineering) ,Fault indicator - Abstract
Modern high performance, high density integrated circuits use a very large number of metal layers, necessitating the need to deal with the problem of resistive open defects. Resistive opens often manifest as and are modeled as small delay faults. Furthermore, in deep sub-micron technologies, it is known that the additional delay of a line with resistive open fault is not only a function of the resistant of the faulty line but it is also dependent on the signal transition(s) on its adjacent lines. In this paper, we propose an efficient simulation method to simulate small delay faults and we use this simulator to diagnose resistive open faults. The fault simulator developed by us simulates all delay faults for one signal line simultaneously. This information is then used to deduce the candidate faulty lines in two steps. Experimental results for ISCAS'89 benchmark circuits show that by using the method proposed by us the faulty lines can be identified correctly in most cases.
- Published
- 2013
42. Fault Scrambling Techniques for Yield Enhancement of Embedded Memories
- Author
-
Masaki Hashizume, Pony Ning, Shyue-Kung Lu, Jiun-Lang Huang, and Hao-Cheng Jheng
- Subjects
Computer engineering ,Built-in self-test ,Computer science ,Reliability (computer networking) ,Code word ,Overhead (computing) ,Parallel computing ,Fault (power engineering) ,Row ,Electronic circuit ,Scrambling - Abstract
Instead of merely using redundant rows/columns to replace faulty cells, error-correcting codes are also considered an effective technique to cure permanent faults for the enhancement of fabrication yield and reliability of memories. However, if the number of faulty bits in a codeword is greater than 1, the protection capability of the widely used SEC-DED (single-error correction and double-error detection) codes will be limited. In order to cure this dilemma, efficient fault scrambling techniques are proposed in this paper. Unlike the fixed constituting memory cells of a codeword in the conventional EDAC schemes, we try to reconstruct the memory cells of code words such that each codeword consists of at most one faulty cell. The corresponding scrambling circuits are also proposed and a simulator is developed to evaluate the repair rates and hardware overhead. According to experimental results, the repair rates can be improved significantly with negligible hardware overhead.
- Published
- 2013
43. Testable Design for Electrical Testing of Open Defects at Interconnects in 3D ICs
- Author
-
Masaki Hashizume, Shyue-Kung Lu, Tomoaki Konishi, and Hiroyuki Yotsuyanag
- Subjects
Engineering ,Through-silicon via ,business.industry ,Design for testing ,Circuit design ,Three-dimensional integrated circuit ,Hardware_PERFORMANCEANDRELIABILITY ,Integrated circuit design ,Integrated circuit layout ,Circuit extraction ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,business ,IC layout editor - Abstract
A testable design method for electrical testing is proposed in this paper to detect open defects occurring at interconnects between dies in a 3D IC and locate the defective interconnects. An IEEE 1149.1 test circuit is utilized to provide a test input vector to a targeted interconnect in the electrical tests. Feasibility of the electrical tests is evaluated by Spice simulation and some experiments with a prototyping IC. It is shown by the experiments that an open defect can be detected at a test speed of 1MHz.
- Published
- 2013
44. A built-in electrical test circuit for interconnect tests in assembled PCBs
- Author
-
M. Takagi, W. Widianto, Zvi S. Roth, Masaki Hashizume, A. Ono, and Hiroyuki Yotsuyanagi
- Subjects
Engineering ,Boundary scan ,business.industry ,Circuit design ,Electrical engineering ,Hardware_PERFORMANCEANDRELIABILITY ,Discrete circuit ,Signal ,Circuit extraction ,Printed circuit board ,Logic gate ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,business ,Voltage - Abstract
In this paper, a built-in electrical test circuit is proposed to detect an open defect at an interconnect between a land in a printed circuit board and an IC. An inverter gate is used as an open sensor in the test circuit. An AC voltage signal is provided to a targeted interconnect and the sensor as a test input signal to detect the defect. The defect is detected by means of supply current of the sensor. We examine by Spice simulation whether open defects can be detected with the test circuit. The results reveal us that an open defect can be detected at a test speed of 1 MHz for each interconnect.
- Published
- 2012
45. A built-in test circuit for supply current testing of open defects at interconnects in 3D ICs
- Author
-
Tomoaki Konishi, Masaki Hashizume, and Hiroyuki Yotsuyanagi
- Subjects
Interconnection ,Engineering ,business.industry ,Spice ,Test compression ,Three-dimensional integrated circuit ,Hardware_PERFORMANCEANDRELIABILITY ,Automatic test pattern generation ,Test (assessment) ,Test vector ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,business ,Testability - Abstract
In this paper, a built-in test circuit is proposed to detect and locate open defects occurring at interconnects between dies in a 3D IC by means of the quiescent supply current. In the test circuit, IEEE 1149.1 test architecture is used to provide a test vector to a targeted interconnect. Testability of the testing with the test circuit is evaluated by Spice simulation. The simulation results show us that a hard open defect and a soft open one generating additional delay of 0.58nsec can be detected at a test speed of 100MHz.
- Published
- 2012
46. A built-in test circuit for open defects at interconnects between dies in 3D ICs
- Author
-
Masao Takagi, Akira Ono, Masaki Hashizume, Widianto, and Hiroyuki Yotsuyanagi
- Subjects
Engineering ,Boundary scan ,business.industry ,Circuit design ,Electrical engineering ,food and beverages ,Small Outline Integrated Circuit ,Diode-or circuit ,Mixed-signal integrated circuit ,Hardware_PERFORMANCEANDRELIABILITY ,Discrete circuit ,Circuit extraction ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,business ,Hardware_LOGICDESIGN ,Electronic circuit - Abstract
In this paper, a built-in test circuit is proposed to detect open defects that occur at interconnects between dies inside 3D ICs. An inverter gate is used in the test circuit as an open sensor. Open defects are detected by means of supply current of the inverter gate flowing when an AC voltage signal is provided to targeted interconnects as a stimulus. The interconnect at which an open defect occurs can be located with the test circuit. Feasibility of tests with the test circuit is examined by circuit simulation. The results promise us that open defects can be detected and also defective interconnects can be located with the test circuit.
- Published
- 2012
47. Supply current testing of open defects at interconnects in 3D Ics with IEEE 1149.1 architecture
- Author
-
Hiroyuki Yotsuyanagi, Masaki Hashizume, and Tomoaki Konishi
- Subjects
Engineering ,Boundary scan ,business.industry ,Circuit design ,Mixed-signal integrated circuit ,Hardware_PERFORMANCEANDRELIABILITY ,Test method ,Integrated circuit design ,Integrated circuit layout ,ComputingMilieux_GENERAL ,Embedded system ,Hardware_INTEGRATEDCIRCUITS ,Physical design ,business ,Testability - Abstract
In this paper, a supply current test method of 3D ICs is proposed to detect open defects occurring at interconnects between two dies in which IEEE 1149.1 architecture is implemented and locate the defective interconnects. Also, a testable design method is proposed for the test method and a testable designed IC is prototyped. Furthermore, testability of the test method is evaluated by some experiments with the prototyped IC and by Spice simulation. The simulation results show that an open defect can be detected within 10nsec which generates only additional delay of 0.7nsec.
- Published
- 2012
48. A Boundary Scan Circuit with Time-to-Digital Converter for Delay Testing
- Author
-
Hiroyuki Yotsuyanagi, Masaki Hashizume, and Hiroyuki Makimoto
- Subjects
Imagination ,Engineering ,Boundary scan ,business.industry ,Design for testing ,media_common.quotation_subject ,Scan chain ,Hardware_PERFORMANCEANDRELIABILITY ,Time-to-digital converter ,Search engine ,Logic gate ,Path (graph theory) ,Electronic engineering ,business ,Hardware_LOGICDESIGN ,media_common - Abstract
This paper presents a design-for-testability method for detecting delay faults. In order to observe the effect of small delay defects, we present modified boundary scan cells in which a time-to-digital converter (TDC) is embedded. In our boundary scan cells, flip-flops are utilized for both making a scan path and capturing circuit response. The architecture of the boundary scan design is proposed to detect delay from the other cores or chips or its interconnects. The basic operation of the design is evaluated by simulation and by experimental ICs. Experimental results show that the measurement of the transition delay can be achieved by the boundary scan design with the time-to-digital converter.
- Published
- 2011
49. A supply current testable register string DAC of decoder type
- Author
-
Hiroyuki Yotsuyanagi, Masaki Hashizume, Yukiya Miura, and Yutaka Hata
- Subjects
Computer science ,business.industry ,Design for testing ,String (computer science) ,Overhead (engineering) ,Electrical engineering ,ComputerApplications_COMPUTERSINOTHERSYSTEMS ,Hardware_PERFORMANCEANDRELIABILITY ,Test method ,law.invention ,law ,Logic gate ,Codec ,Resistor ,business ,Computer hardware ,Decoding methods ,Hardware_LOGICDESIGN - Abstract
In this paper, we propose a supply current testable resistor string DAC of decoder type whose area overhead is small and a supply current test method. Open defects and short ones in the DAC can be detected by the test method with about 50% of the exhausted test vectors. It is shown by some experiments that most of the targeted defects in our testable DACs of 4 and 8 bits can be detected by the test method.
- Published
- 2011
50. Test Data Reduction for BIST-Aided Scan Test Using Compatible Flip-Flops and Shifting Inverter Code
- Author
-
Masashi Ishikawa, Hiroyuki Yotsuyanagi, and Masaki Hashizume
- Subjects
Scan chain ,Test compression ,Hardware_PERFORMANCEANDRELIABILITY ,Parallel computing ,Automatic test pattern generation ,Built-in self-test ,Hardware_INTEGRATEDCIRCUITS ,Code (cryptography) ,Inverter ,Hardware_ARITHMETICANDLOGICSTRUCTURES ,Algorithm ,Block (data storage) ,Mathematics ,Test data - Abstract
In this paper, a method for reducing test data volume of BIST-aided scan test (BAST) is proposed. In our BAST method, scan chains are ordered using compatible flip-flops to reduce the conflicting bits between ATPG pattern and random pattern obtained by LFSR. The inverter block in BIST-aided scan architecture is modified for shifting inverter code such that the random pattern produced by LFSR has less conflicting bits with ATPG patterns when providing the test pattern to the scan chains. The experimental results show the method can reduce the test data volume than the previous method.
- Published
- 2010
Catalog
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.