101. Enhanced Model and Real-Time Simulation Architecture for Modular Multilevel Converter
- Author
-
Reza Iravani, Ramin Mirzahosseini, and Mojtaba Ashourloo
- Subjects
Engineering ,Sorting algorithm ,business.industry ,020209 energy ,020208 electrical & electronic engineering ,Control unit ,Sorting ,Energy Engineering and Power Technology ,02 engineering and technology ,Modular design ,Computational science ,Real-time simulation ,Gate array ,0202 electrical engineering, electronic engineering, information engineering ,Electronic engineering ,Central processing unit ,Electrical and Electronic Engineering ,business ,Field-programmable gate array - Abstract
This paper presents i) an equivalent model of the half-bridge modular multilevel converter (HB-MMC) which is suitable for real-time applications, ii) a hybrid central-processing unit/field-programmable gate array (CPU/FPGA)-based architecture for real-time simulation of electromagnetic transients of systems which include HB-MMC, and iii) a novel arrangement for sorting results referred to as the “sub-module (SM) rank list”, which tackles the bottleneck for parallel implementation of the MMC arm model solver on the FPGA. The Adam–Bashforth (AB) method is used for numerical integration of the HB-SM capacitor model. The second-order AB method provides a constant admittance matrix of the HB-MMC and, thus, reduces computational burden while offering the same accuracy as that of the widely used Trapezoidal method. The CPU/FPGA-based architecture is optimized to obtain maximum parallelism of the HB-MMC model implementation, adopting a standard, single-precision, floating-point computational engine. The proposed sorting arrangement is independent of the utilized sorting algorithm and its application to the odd–even bubble sorting scheme is presented in this paper. The proposed architecture offers a simulation time-step of 825 ns while including the sorting module as the SM capacitor voltage-balancing control unit. This enables accurate analysis of MMC controls based on either software-in-the-loop or hardware-in-the-loop approaches. Performance and accuracy of the MMC model and the hybrid CPU/FPGA-based architecture are evaluated based on a set of case studies on a 401-level HB-MMC-based HVDC station and verified based on offline simulation results in the PSCAD/EMTDC environment.
- Published
- 2018