Search

Your search keyword '"Singh, Navab"' showing total 442 results

Search Constraints

Start Over You searched for: Author "Singh, Navab" Remove constraint Author: "Singh, Navab"
442 results on '"Singh, Navab"'

Search Results

4. Demonstration of a-Si metalenses on a 12-inch glass wafer by CMOS-compatible technology

5. 'Exclusive-OR' operation with Fano resonant MEMS Metamaterial

7. Low-loss 800nm-thick PECVD silicon nitride photonic platform on 300-mm wafer

8. 1 Million Intrinsic Q-Factor Microring Resonators From PVD Aluminum Nitride on SiO2-on-Si Substrate

14. Large-area metasurface on CMOS-compatible fabrication platform: driving flat optics from lab to fab

15. CMOS-compatible a-Si metalenses on a 12-inch glass wafer for fingerprint imaging

16. High-K Gate Dielectric for High-Performance SiC Power MOSFET Technology with Low Interface Trap Density, Good Oxide Lifetime (ttddb≥ 104s), and High Thermal Stability (≥ 800 °C)

17. Temperature-Dependent Evaluation of Commercial 1.2 kV, 40 mΩ 4H-SiC MOSFETs: A Comparative Study between Planar, One-Side Shielded Trench, and Double Trench Gate Structures

18. Demonstration of Low Interface Trap Density (~3×1011eV-1cm-2) SiC/SiO2 MOS Capacitor with Excellent Performance Using H2+NO POA Treatment for SiC Power Devices

19. The Effect of Nitrogen Plasma Treatment Process on Ohmic Contact Formation to N-Type 4H-SiC

20. SmartSiC™ Substrates: A Boon to Drain Metallization Process

22. Si metasurface half-wave plates demonstrated on a 12-inch CMOS platform

23. Large-area pixelated metasurface beam deflector on a 12-inch glass wafer for random point generation

28. CMOS-Compatible Fine Pitch Al-Al Bonding

35. Multi-Layer High-K Gate Stack Materials for Low Dit 4H-SiC Based MOSFETs

38. Improvement of Interface Properties for Thermally Oxidized SiC/SiO2 MOS Capacitor by Post Oxidation Annealing Treatment

41. Self-consistent Schrodinger-Poisson simulations on capacitance-voltage characteristics of silicon nanowire gate-all-around MOS devices with experimental comparisons

42. Charge-based capacitance measurement technique for nanoscale devices: accuracy assessment based on TCAD simulations

45. Si, SiGe nanowire devices by top-down technology and their applications

46. Silicon nanowire arrays for label-free detection of DNA

Catalog

Books, media, physical & digital resources