337 results on '"Dutartre, D"'
Search Results
2. Kinetic Monte Carlo simulations of Ge-Sb-Te thin film crystallization
3. New insights in GeTe growth mechanisms
4. Analytical STEM Comparative Study of the Incorporation of Covalent (Ge) or Heterovalent (As) Atoms in Silicon Crystal
5. Modeling dopant diffusion in SiGe and SiGeC layers
6. Mushroom-free selective epitaxial growth of Si, SiGe and SiGe:B raised sources and drains
7. Kinetic Monte Carlo simulations of Ge–Sb–Te thin film crystallization
8. BEOL Process Effects on ePCM Reliability
9. Improving Ge-rich GST ePCM reliability through BEOL engineering
10. A selective epitaxy collector module for high-speed Si/SiGe:C HBTs
11. Folded fully depleted FET using Silicon-On-Nothing technology as a highly W-scaled planar solution
12. Kinetic Monte Carlo simulations of Geâ€"Sbâ€"Te thin film crystallization.
13. Simultaneous optical measurement of Ge-content and carbon doping in strained epitaxial SiGe films
14. Scoring Cercospora Leaf Spot on Sugar Beet: Comparison of UGV and UAV Phenotyping Systems
15. Si–SiGe(C) Epitaxy by RTCVD
16. Schottky barrier heights on IV-IV compound semiconductors
17. Characterization of high quality RTCVD relaxed Si1−xGex grown on ge graded buffer layers on Si by photoluminescence spectroscopy
18. Chapter 11 Silicon epitaxy: New applications
19. Effect of rapid thermal annealing on the photoluminescence properties of SiGe/Si heterostructures
20. Inelastic electron scattering observation using energy filtered transmission electron microscopy for silicon–germanium nanostructures imaging
21. Photoluminescence characterization of Si1−xGex relaxed “pseudo-substrates” grown on Si
22. Thermal and chemical loading effects in non selective Si/SiGe epitaxy
23. Selective SiGe epitaxy by rtcvd for new device architectures
24. Low-temperature selective epitaxy of silicon with chlorinated chemistry by RTCVD
25. A 70-GHz- fT double-polysilicon SiGe HBT using a non selective epitaxial growth
26. Impact of pFET channel formation and patterning on the strain in SiGe nanosheets investigated by µRaman spectroscopy
27. Introducing a highly efficient stressor for pMOS devices by controlling epitaxy and Ge enrichment in advanced planar FDSOI CMOS technology
28. Tensile strain in arsenic heavily doped Si.
29. Microfocus x-ray study of selective area epitaxy of SiGe on Si.
30. Leaf rolling in maize crops: from leaf scoring to canopy level measurements for phenotyping
31. Impact of strain on access resistance in planar and nanowire CMOS devices
32. Mechanical simulations of BOX creep for strained FDSOI
33. Characterization and modelling of layout effects in SiGe channel pMOSFETs from 14nm UTBB FDSOI technology
34. A novel dual isolation scheme for stress and back-bias maximum efficiency in FDSOI Technology
35. Maximum supercooling of silicon encapsulated in SiO2.
36. Study of the solidification front of Si films in lamp zone melting controlled by patterning the underlying SiO2.
37. Nondestructive characterization of silicon-on-insulator structures using infrared spectroscopic ellipsometry.
38. Mechanics of the silica cap during zone melting of Si films.
39. Electrical characterization of silicon epitaxial layers grown by limited reaction processing.
40. (Invited) UTBB FDSOI PMOSFETs Including Strained SiGe Channels at the 14nm Technology Node and Beyond
41. (Invited) Industrial Applications of Si-Based Epitaxy in Nanoelectronics
42. Performance and layout effects of SiGe channel in 14nm UTBB FDSOI: SiGe-first vs. SiGe-last integration
43. Design / technology co-optimization of strain-induced layout effects in 14nm UTBB-FDSOI CMOS: Enablement and assessment of continuous-RX designs
44. Impact of the design layout on threshold voltage in SiGe channel UTBB-FDSOI pMOSFET
45. Behavior and optimizations of Si/SiGe HBT on thin-film SOI
46. Surface Segregation and Electrical Studies of Heavily Arsenic and Phosphorus in situ Doped Epi and Poly Silicon
47. 230-GHz self-aligned SiGeC HBT for optical and millimeter-wave applications
48. Kinetic aspects of epitaxial silicon growth using disilane in a rapid thermal processing system.
49. (Invited) "Small Size" Effects in Si-Based Epitaxies for Advanced CMOS Technologies
50. Low cost 300mm double-SOI substrate for low insertion loss 1D & 2D grating couplers
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.