Search

Copyright of Storage & Process is the property of Tianjin Academy of Agricultural Sciences and its content may not be copied or emailed to multiple sites or posted to a listserv without the copyright holder's express written permission. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)

For the security requirements of ASIC(Application Specific Integrated Circuit) chip data storage, especially eFlash(embed Flash) stores security risks for sensitive data, an eFlash secure storage controller based on AES(Advanced Encryption Standard) algorithm is designed. Compared with traditional encryption designs based on software and hardware platforms, ASIC chip platform has the advantages of high integration and fast operation. By analyzing the principle of AES algorithm, it is proposed to use AES algorithm to encrypt the stored data on eFlash controller. The data transmission rate is a key factor in eflash performance, AES algorithm is implemented by pipeline structure to improve data throughput, the throughput rate can reach 1.4 Gbit·s-1with consumption of 9.96×10-10 m² logical resources. This encryption scheme enhances eFlash storage security while consuming less logical resources and encryption delay, effectively prevents external attacks on the storage information of ASIC chips. [ABSTRACT FROM AUTHOR]