Search

This paper investigates the diode reverse recovery process and reduction of a half-wave (HW) series Cockcroft–Walton (CW) voltage multiplier based on the steady-state analysis for high-frequency high-voltage (HV) generator applications. The diode reverse recovery process for a multistage voltage multiplier is analyzed after the introduction of steady-state operation. The diode reverse recovery problem is the bottleneck to further increase the circuit operation switching frequency for achieving high power density and short HV pulse rise and decay times. The diode reverse recovery problem is mainly caused by the diodes in the first-stage voltage multiplier. It is suggested that the most effective and economic way to alleviate the diode reverse recovery problem is by employing diodes without reverse recovery such as silicon carbide Schottky diodes in the first stage only. The silicon carbide Schottky diode without reverse recovery needs to be used only in the first stage of the voltage multiplier to effectively mitigate the reverse recovery problems at high frequency. The 300 kHz switching frequency three-stage voltage multiplier circuit hardware prototype experimental results finally validate the analysis. A technology demonstrator of a 300 kHz 8 kW 160 kV HV generator based on the proposed hybrid silicon carbide and silicon diode solution for the HW series CW voltage multiplier is provided finally. [ABSTRACT FROM AUTHOR]

In this paper, a unified equivalent circuit model which can simplify the design and analysis of a family of high-voltage (HV) generation architectures based on the series–parallel (LCC) resonant converter is proposed. First, four HV generation architectures are reviewed in terms of the modularization level of HV transformers and rectifiers. Next, the steady-state, unified equivalent resistor and capacitor (RC) model that can be easily embedded into the resonant tank to replace the complex HV transformers and rectifiers is derived. The generic model can be applied to the HV generators with different architectures, different voltage multiplier topologies, stage, and polarities number. Further analysis of the power factor of the resonant tank, the voltage gain of HV generators, and electrical stresses of power components is achieved with the derived equivalent circuit model. The analysis reveals the inherent circuit properties among HV generators with different configurations. Subsequently, a comprehensive design methodology considering the power factor, conduction angle, and quality factor is presented, which leads to low electrical stresses on the components and high efficiency. Furthermore, the parameter selection constraint based on the power factor, conduction angle, and quality factor is derived, which can ensure the effective design outputs. Finally, the proposed unified equivalent model and comprehensive design methodology are validated by the experimental results of a 250 V input, 20 kV output 500 W HV generator hardware prototype with distributed transformers and voltage multipliers. [ABSTRACT FROM AUTHOR]

This paper describes the behavior of voltage weak DC distribution systems. These systems have relatively small system capacitance. The size of system capacitance, which stores energy, has a considerable effect on the value of fault currents, control complexity, and system reliability. A number of potential definitions of voltage weak DC distribution systems are proposed. These definitions address the main characteristics of voltage weak systems. A small signal model of a general voltage weak DC distribution system is developed in order to observe sufficient conditions for system stability. This is achieved by analyzing the dominant poles. The source converters are modeled as droop-controlled current sources in parallel with their respective terminal capacitors. As constant power loads have incremental negative impedances, which affect the system stability, especially, in voltage weak system, ideal constant power loads with their terminal capacitors are included in the small signal model. A three-node voltage weak DC distribution grid is analyzed, as a case study, by implementing the developed small signal model. The effects on system stability by the values of system capacitance, cable inductance, and cable resistance are investigated using dominant pole placement. Likewise, the influence of proportional-integral regulators and droop coefficients of source converters on the stability of the system is examined. Finally, the three node DC distribution grid is developed in MATLAB/Simulink in order to demonstrate the influence of small capacitance on system stability. Moreover, effect of the rate of change of constant power loads on the system stability is simulated. These results are further compared and verified on a voltage weak DC experimental test bench with a 350 VDC bus voltage. [ABSTRACT FROM AUTHOR]

The authors' previous paper presents the complete model of parasitic capacitances in a high-voltage (HV) multiplier in the HV generator in a medical X-ray machine. The equivalent parasitic capacitance of the multiplier Cem based on the model is exhibited to interpret the role of the parasitic capacitances in circuit operation of the generator. Without derivation of the analytical expression of Cem, its dependence on the component parameters is directly shown, which leads to guidelines for minimization of Cem. However, the complete capacitance model has a complicated structure and contains voltage-dependent capacitances and voltage sources, which gives complexity to derivation of Cem as well as difficulties to clear understanding of the voltage dependence of Cem. Thus, this paper presents the detailed derivation and analytical expression of Cem. Exactly speaking, the key part of Cem, namely, the total chain capacitance CDcht that determines the voltage dependence of Cem, is conducted. A simple way is presented for the derivation of CDcht. The derivation enables a clear understanding of the voltage dependence of CDcht. Moreover, a design procedure for minimization of Cem is created, accompanied by a case study. It gives designers step-by-step rules to make an optimal HV multiplier with a minimum Cem. [ABSTRACT FROM AUTHOR]

This paper systematically investigates the conducted electromagnetic interference (EMI) using separated heat sinks for a silicon carbide (SiC) JFET inverter for motor drives. The inverter circuit layout is implemented with discrete SiC JFETs attached on top of the heat sink, which creates extensive capacitive couplings and moreover increases parasitic oscillations. To minimize the influence, the solution of using separated heat sinks is proposed. For better common mode performance, the high-side heat sink is grounded to avoid fast dv/dts that occur between the drain of the lower switch and the low-side heat sink. For better differential mode performance, the RC snubber circuit and ferrite beads are used to damp parasitic oscillations. Two 2.2 kW inverter prototypes, with six discrete SiC JFETs on one common heat sink and separated heat sinks, respectively, are built using the same circuit layout. Their EMI spectra are compared under unfiltered and filtered conditions. The experiments show that the separate heat sinks inverter system exhibits significantly reduced EMI. Last, three improved solutions are proposed, which effectively suppresses the emitted EMI to the target level. [ABSTRACT FROM PUBLISHER]

The modular multilevel converter (M2C) has become an increasingly important topology in medium- and high-voltage applications. A limitation is that it relies on positive and negative half-cycles of the ac output voltage waveform to achieve charge balance on the submodule capacitors. To overcome this constraint a secondary power loop is introduced that exchanges power with the primary power loops at the input and output. Power is exchanged between the primary and secondary loops by using the principle of orthogonality of power flow at different frequencies. Two modular multilevel topologies are proposed to step up or step down dc in medium- and high-voltage dc applications: the tuned filter modular multilevel dc converter and the push–pull modular multilevel dc converter. An analytical simulation of the latter converter is presented to explain the operation. [ABSTRACT FROM AUTHOR]

An automotive electric-power-steering synchronous machine driven from a multifunctional converter has the advantage of increased system voltage. The integration of the boost converter in the inverter and the electrical machine leads to new requirements for the machine design due to dc currents and increased high-frequency ripple currents in the motor windings. In this paper, the ripple currents of a synchronous machine with a multifunctional converter are investigated. Three winding arrangements are analyzed and compared to reduce the ripple currents together with interleaved pulsewidth modulation. This paper contains finite-element simulations of the zero-sequence flux and analyses of the ripple currents with and without low-frequency ac modulation and, hence, when operated at high and low rotational speed. The magnitude of the ripple current depends on the zero-sequence inductance. By rearranging the coils in the stator slots, the zero-sequence inductance is significantly increased. Experimental results are correlating well with theoretical predictions and demonstrate that the phase and star-point ripple currents are almost halved. [ABSTRACT FROM AUTHOR]

Provides information on a study which investigated the layout of a capacitor bank with clamping diodes. Test circuit description and layout; Circuit simulation; Current sharing between clamp diodes.

Evaluates different measurement systems of capacitors for the estimation of dielectric characteristics. Frequency characteristics of test capacitors measured with the LCR impedance meter; Comparison of capacitor loss factors; Measurement systems and applications.

Describes a planar integrated inductor-capacitor-transformer structure for use in series resonant converters. Construction and design of structure; Derivation of the design equations; Experimental results of an LCT structure.