8 results on '"Audet D"'
Search Results
2. High-speed interconnections using true single-phase clocking.
3. Reducing fault sensitivity of microprocessor-based systems by modifying workload structure.
4. Harvest model of an integrated hierarchical-bus architecture.
5. An architectural approach for increasing clock frequency and communication speed in monolithic-WSI systems.
6. Reducing fault sensitivity of microprocessor-based systems by modifying workload structure
7. High-speed interconnections using true single-phase clocking
8. Performance models for optimizing a hierarchical-bus multiprocessor architecture.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.