Search

Copyright of China Mechanical Engineering is the property of Editorial Board of China Mechanical Engineering and its content may not be copied or emailed to multiple sites or posted to a listserv without the copyright holder's express written permission. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)

An efficient parallel HDMI 2. 0 encoder is designed to solve the problems of poor scalability and large circuit area in the design of multi - channel video display system. The compatibility of HDMI 2. 0 encoder has been improved through the compatibility design of HDMI version 1. 4 and 2. 0 standards. The scalability and portability of HDMI 2. 0 encoder are improved by simplifying functions and providing user - friendly data interfaces. Through parallel design, the ECC circuit and the scramble circuit are kept al the same data rate as the entire encoder, and a pipelined design method was used lo implement the parallel encoding of the video data encoding circuit. The result analysis, function simulation and on - board test are carried out and their results show that the HDMI 2. 0 encoder conforms to the HDMI standard and can stably perform encoding and output. The results also showed that the coding ability of ultra - HD video is possessed by HDMI 2. 0 encoder designed in parallel, which can reach the maximum coding bandwidth of HDMI 2. 0 standard. [ABSTRACT FROM AUTHOR]

To realize rapid test of the key performance of the products in the environment test, and simulate a 4-channel PAL camera output in parallel, an image source generating module based on FPGA and DDR3 was designed. The YCrCb format image source was encoded according to ITU-RBT. 656 standard, and the ADV7393 chip was used to realize the PAL format conversion, the DDR3-SDRAM stored and outputted data by a method of partition storage and pipelined rotation. It has been proved that the module can effectively output 4 image sources in parallel, and by circuit expansion, the test efficiency can be strongly improved. [ABSTRACT FROM AUTHOR]

A parallel vector implementation method for the deblocking filter in H. 264 coding algorithm is mapped on the YHFT-Matrix DSP. The deblocking filter is analyzed theoretically. The vector data access unit, the vector processing unit, the data shuffle unit and the matrix are fully used to efficiently develop the parallelism of the deblocking filter algorithm. In experiment, the deblocking fil ter algorithm is mapped on both YHFT-Matrix and TI TMS320C6415. And the result shows that YHFT-Matrix outperforms TI TMS320C6415. [ABSTRACT FROM AUTHOR]

This paper introduces the revised cochrane risk of bias tool for individually randomized, parallel group trials (RoB2.0), compates RoB2.0 and the previous version (RoB1.0). And illustrates the application of RoB2.0 for a published clinical trial. As a comprehensive tool, RoB2.0 provides more information on the risk of bias for evidence synthesis. RoB2.0 is still under development and it is suggested that the users should follow the updates of the developers in the future.