Back to Search Start Over

Compact functional testing for neuromorphic computing circuits

Authors :
Agence Nationale de la Recherche (France)
Universidad de Sevilla
Junta de Andalucía
El-Sayed, Sarah A.
Spyrou, Theofilos
Camuñas-Mesa, Luis A.
Stratigopoulos, Haralampos-G.
Agence Nationale de la Recherche (France)
Universidad de Sevilla
Junta de Andalucía
El-Sayed, Sarah A.
Spyrou, Theofilos
Camuñas-Mesa, Luis A.
Stratigopoulos, Haralampos-G.
Publication Year :
2023

Abstract

We address the problem of testing artificial intelligence (AI) hardware accelerators implementing spiking neural networks (SNNs). We define a metric to quickly rank available samples for training and testing based on their fault detection capability. The metric measures the interclass spike count difference of a sample for the fault-free design. In particular, each sample is assigned a score equal to the spike count difference between the first two top classes. The hypothesis is that samples with small scores achieve high fault coverage because they are prone to misclassification, i.e., a small perturbation in the network due to a fault will result in these samples being misclassified with high probability. We show that the proposed metric correlates with the per-sample fault coverage and that retaining a set of high-ranked samples in the order of ten achieves near-perfect fault coverage for critical faults that affect the SNN accuracy. The proposed test generation approach is demonstrated on two SNNs modeled in Python and on actual neuromorphic hardware. We discuss fault modeling and perform an analysis to reduce the fault space so as to speed up test generation time.

Details

Database :
OAIster
Notes :
English
Publication Type :
Electronic Resource
Accession number :
edsoai.on1406081251
Document Type :
Electronic Resource