Back to Search
Start Over
Off-Line Testing for Bridge Faults in CMOS Domino Logic Circuits
- Source :
- NASA University Research Centers Technical Advances in Education, Aeronautics, Space, Autonomy, Earth and Environment. 1
- Publication Year :
- 1997
- Publisher :
- United States: NASA Center for Aerospace Information (CASI), 1997.
-
Abstract
- Bridge faults, especially in CMOS circuits, have unique characteristics which make them difficult to detect during testing. This paper presents a technique for detecting bridge faults which have an effect on the output of CMOS Domino logic circuits. The faults are modeled at the transistor level and this technique is based on analyzing the off-set of the function during off-line testing.
- Subjects :
- Computer Programming And Software
Subjects
Details
- Language :
- English
- Volume :
- 1
- Database :
- NASA Technical Reports
- Journal :
- NASA University Research Centers Technical Advances in Education, Aeronautics, Space, Autonomy, Earth and Environment
- Notes :
- N00014-95-1-0947, , ACE-48146
- Publication Type :
- Report
- Accession number :
- edsnas.20010000379
- Document Type :
- Report