Adder-accumulator cells in RSFQ logic

Researchers are currently developing a finite impulse response filter for use in a digital signal processing system based on rapid single flux quantum logic. An adder-accumulator multiplier that will serve the filter's arithmetic unit has already been developed. Two cells have been fabricated and tested at low speed to perform accumulated binary addition for the multiplier.