An architectural approach for increasing clock frequency and communication speed in monolithic WSI systems

A new methodology incorporating retiming techniques, wire fragmentation and pipeline clocking helps enhance the speed of monolithic wafer-scale systems and enables decoupling of the size and frequency of large integrated systems. This methodology makes possible the usage of frequencies up to 1 GHz and can be used in a distributed-queue, dual-bias communication network.