Back to Search Start Over

Building a RTOS for MPSoC Dataflow Programming

Authors :
Yaset Oliva
Jean-Francois Nezan
Maxime Pelcat
Slaheddine Aridhi
Jean-Christophe Prévotet
Institut d'Electronique et de Télécommunications de Rennes (IETR)
Université de Rennes (UR)-Institut National des Sciences Appliquées - Rennes (INSA Rennes)
Institut National des Sciences Appliquées (INSA)-Institut National des Sciences Appliquées (INSA)-Ecole Supérieure d'Electricité - SUPELEC (FRANCE)-Centre National de la Recherche Scientifique (CNRS)
CIV Texas Instruments
Texas Instruments
Centre National de la Recherche Scientifique (CNRS)-Ecole Supérieure d'Electricité - SUPELEC (FRANCE)-Institut National des Sciences Appliquées - Rennes (INSA Rennes)
Institut National des Sciences Appliquées (INSA)-Université de Rennes (UNIV-RENNES)-Institut National des Sciences Appliquées (INSA)-Université de Rennes (UNIV-RENNES)-Université de Rennes 1 (UR1)
Université de Rennes (UNIV-RENNES)
Source :
SoC 2011 Proceedings, 2011 International Symposium on System on Chip (SoC), 2011 International Symposium on System on Chip (SoC), Oct 2011, Finland. pp.143, SoC
Publication Year :
2011
Publisher :
HAL CCSD, 2011.

Abstract

International audience; Multiprocessor Systems-on-Chip (MPSoC) are becoming the standard high performance Digital Signal Processing (DSP) systems. Hardware complexity abstraction is needed to enable efficient MPSoC programming. A major challenge of MPSoC programming is efficiently handling the combination of new features necessary in a MPSoC operating system: load balancing and efficient use of the parallel resources, with the more traditional features of Real-Time Operating Systems (RTOS): resource sharing between applications, task priorities and reactivity to events. This paper presents a method to combine dataflow methods and RTOS features. The resulting system prototypes an RTOS for symmetric multiprocessing MPSoCs whose inputs are dataflow graphs of applications. The prototype is built on the uC/OS-II RTOS. Experimental results are given on a 3GPP Long Term Evolution algorithm executed on a 4-core MPSoC.

Details

Language :
English
Database :
OpenAIRE
Journal :
SoC 2011 Proceedings, 2011 International Symposium on System on Chip (SoC), 2011 International Symposium on System on Chip (SoC), Oct 2011, Finland. pp.143, SoC
Accession number :
edsair.doi.dedup.....b803beb09666dca6c7d82fc4e558a56b