Back to Search
Start Over
High resolution nanotopography characterization at die scale of 28nm FDSOI CMOS front-end CMP processes
- Source :
- Microelectronic Engineering. 113:105-108
- Publication Year :
- 2014
- Publisher :
- Elsevier BV, 2014.
-
Abstract
- This work concerns high resolution topography characterization at die scale of 28nm FDSOI CMOS technology by interferometric microscopy. It shows that usual test boxes (T-boxes) in scribe line are not representative of the full die topography. Consequently, new parameters are needed in order to take full advantage of high resolution topography characterization at die scale. In that sense, it is observed in this study that coupling full die and die @s ranges can provide new and relevant information about the Chemical Mechanical Polishing (CMP) processes. Moreover, high resolution die topography data makes possible to characterize in-die impact of a structure on its neighborhood and evaluate the pattern density dependency of the CMP processes.
- Subjects :
- Materials science
Scale (ratio)
business.industry
Nanotechnology
Interferometric microscopy
Condensed Matter Physics
Atomic and Molecular Physics, and Optics
Die (integrated circuit)
Surfaces, Coatings and Films
Electronic, Optical and Magnetic Materials
Characterization (materials science)
Metrology
Front and back ends
CMOS
Chemical-mechanical planarization
Optoelectronics
Electrical and Electronic Engineering
business
Subjects
Details
- ISSN :
- 01679317
- Volume :
- 113
- Database :
- OpenAIRE
- Journal :
- Microelectronic Engineering
- Accession number :
- edsair.doi...........f2adbb8af982a513fc3a8318e143d428
- Full Text :
- https://doi.org/10.1016/j.mee.2013.08.001