A 622 Mb/s 32×8 scalable ATM switch chip set with on-chip searchable address queue

A 0.5 /spl mu/m CMOS 622Mb/s 32/spl times/8 shared-buffer ATM switch chip set consists ofa buffer LSI and a control LSI. It has a 768-cell on-chip buffer controlled by a searchable address queue running at 400 MHz with a double-edge triggered hand-shake circuit. The switch realizes 5 Gb/s total throughput with 8-level delay and 4-level cell-loss priorities for multimedia communications. A funnel structure enables a scalable switch size. 32 bit/frame synchronizers are integrated for all input channels.