Code sharing in CPLD-based Moore FSMs

A method of hardware reduction is proposed for logic circuits of Moore FSMs implemented with CPLDs. The method is based on the idea of code sharing. The main difference from already known methods is that the counter increases its content during conditional and unconditional transitions. An example of application of proposed method is given.