Back to Search Start Over

Latency constraint guided buffer sizing and layer assignment for clock trees with useful skew

Authors :
Rickard Ewetz
Necati Uysal
Wen-Hao Liu
Source :
ASP-DAC
Publication Year :
2019
Publisher :
ACM, 2019.

Abstract

Closing timing using clock tree optimization (CTO) is a tremendously challenging problem that may require designer intervention. CTO is performed by specifying and realizing delay adjustments in an initially constructed clock tree. Delay adjustments are typically realized by inserting delay buffers or detour wires. In this paper, we propose a latency constraint guided buffer sizing and layer assignment framework for clock trees with useful skew, called the (BLU) framework. The BLU framework realizes delay adjustments during CTO by performing buffer sizing and layer assignment. Given an initial clock tree, the BLU framework first predicts the final timing quality and specifies a set of delay adjustments, which are translated into latency constraints. Next, buffer sizing and layer assignment is performed with respect to the latency constraints using an extension of van Ginneken's algorithm. Moreover, the framework includes a feature of reducing the power consumption by relaxing the latency constraints and a method of improving the timing performance by tightening the latency constraints. The experimental results demonstrate that the proposed framework is capable of reducing the capacitive cost with 13% on the average. The total negative slack (TNS) and worst negative slack (WNS) are reduced with up to 58% and 20%, respectively.

Details

Database :
OpenAIRE
Journal :
Proceedings of the 24th Asia and South Pacific Design Automation Conference
Accession number :
edsair.doi...........ce4a64312850dcfc72a5ca40eb045eb1
Full Text :
https://doi.org/10.1145/3287624.3287681