Back to Search Start Over

Fault simulation and response compaction in full scan circuits using HOPE

Authors :
Wen-Ben Jone
Sunil R. Das
Mansour H. Assaf
Emil M. Petriu
Source :
IMTC/2002. Proceedings of the 19th IEEE Instrumentation and Measurement Technology Conference (IEEE Cat. No.00CH37276).
Publication Year :
2003
Publisher :
IEEE, 2003.

Abstract

This paper presents results on fault simulation and response compaction on ISCAS 89 full scan sequential benchmark circuits using HOPE-a fault simulator developed for synchronous sequential circuits that employs parallel fault simulation with heuristics to reduce simulation time in the context of design space-efficient support hardware for built-in self-testing of VLSI circuits. The techniques utilized in the paper take advantage of sequence characterization developed previously by the authors for response data compaction in the case of ISCAS 85 combinational benchmark circuits, using ATALANTA, FSIM, and COMPACTEST, under conditions of both stochastic independence and dependence of single and double line errors, and then apply these concepts to the case of full scan sequential benchmark circuits using the fault simulator HOPE.

Details

Database :
OpenAIRE
Journal :
IMTC/2002. Proceedings of the 19th IEEE Instrumentation and Measurement Technology Conference (IEEE Cat. No.00CH37276)
Accession number :
edsair.doi...........b19a7bcd0db18ba486e23d2b54a2093b
Full Text :
https://doi.org/10.1109/imtc.2002.1006911