Back to Search Start Over

A fault-tolerant architecture for nanoe ectronic signa processing

Authors :
M. Sakamoto
T. Kamio
D. Hamano
H. Fujisaka
Source :
4th IEEE Conference on Nanotechnology, 2004..
Publication Year :
2005
Publisher :
IEEE, 2005.

Abstract

A fault-tolerant system architecture is proposed for digital signal processing with quantum devices which make transient errors. Two techniques are employed in the proposed architecture. Firstly, there exists no circuit block to control system operation sequence. Every circuit modules in the system autonomously repeat simple operation at each clock cycle. This structure prevents system failures. Secondly, pulse density modulated single-bit data whose average represents signal level is the data form for the system. Unlike multi-bit binary data, a few bit-errors do not make data haphazard but merely let data lower in accuracy. Computer simulation of a digital filter based on the architecture demonstrated the effectiveness of these techniques.

Details

Database :
OpenAIRE
Journal :
4th IEEE Conference on Nanotechnology, 2004.
Accession number :
edsair.doi...........9d1d005117d8cb3efcc623c8f9fe3860