Back to Search
Start Over
Review on Percolating and Neck-Based Underfills for Three-Dimensional Chip Stacks
- Source :
- Journal of Electronic Packaging. 138
- Publication Year :
- 2016
- Publisher :
- ASME International, 2016.
-
Abstract
- Heat dissipation from three-dimensional (3D) chip stacks can cause large thermal gradients due to the accumulation of dissipated heat and thermal interfaces from each integrated die. To reduce the overall thermal resistance and thereby the thermal gradients, this publication will provide an overview of several studies on the formation of sequential thermal underfills that result in percolation and quasi-areal thermal contacts between the filler particles in the composite material. The quasi-areal contacts are formed from nanoparticles self-assembled by capillary bridging, so-called necks. Thermal conductivities of up to 2.5 W/m K and 2.8 W/m K were demonstrated experimentally for the percolating and the neck-based underfills, respectively. This is a substantial improvement with respect to a state-of-the-art capillary thermal underfill (0.7 W/m K). Critical parameters in the formation of sequential thermal underfills will be discussed, such as the material choice and refinement, as well as the characteristics and limitations of the individual process steps. Guidelines are provided on dry versus wet filling of filler particles, the optimal bimodal nanosuspension formulation and matrix material feed, and the over-pressure cure to mitigate voids in the underfill during backfilling. Finally, the sequential filling process is successfully applied on microprocessor demonstrator modules, without any detectable sign of degradation after 1500 thermal cycles, as well as to a two-die chip stack. The morphology and performance of the novel underfills are further discussed, ranging from particle arrangements in the filler particle bed, to cracks formed in the necks. The thermal and mechanical performance is benchmarked with respect to the capillary thermal and mechanical underfills. Finally, the thermal improvements within a chip stack are discussed. An 8 - or 16-die chip stack can dissipate 46% and 65% more power with the optimized neck-based thermal underfill than with a state-of-the-artcapillary thermal underfill.
- Subjects :
- Materials science
business.industry
Nanotechnology
Chip
01 natural sciences
010305 fluids & plasmas
Computer Science Applications
Electronic, Optical and Magnetic Materials
Mechanics of Materials
0103 physical sciences
Optoelectronics
Electrical and Electronic Engineering
010306 general physics
business
Subjects
Details
- ISSN :
- 15289044 and 10437398
- Volume :
- 138
- Database :
- OpenAIRE
- Journal :
- Journal of Electronic Packaging
- Accession number :
- edsair.doi...........96800b89577e414e2c6241b052561973
- Full Text :
- https://doi.org/10.1115/1.4034927