Architectural Yield Optimization

Fabrication of integrated circuits or systems that span an entire wafer or a significant part of a wafer have held the interest of a number of semiconductor researchers [1]. The expected benefits of smaller size, increased reliability, reduced cost, shorter signal delays, and simpler packaging are significant. Unfortunately, most of the previously reported attempts have been surpassed by increased density, improved circuitry, and better packaging of conventional integrated circuits.