Low-cost high-speed associative memory

A design for a 256 bit dynamic MOS associative memory, integrated on a 60/spl times/80 mil chip, is described. Computer simulation studies predict match, read, and write access times of less than 10 ns. Line capacities are sufficiently small to allow quite large associative memory arrays to be controlled by cheap peripheral circuitry.