Back to Search Start Over

Enhancing Last-Level Cache Performance by Block Bypassing and Early Miss Determination

Authors :
Per Stenström
Haakon Dybdahl
Source :
Advances in Computer Systems Architecture ISBN: 9783540400561, Asia-Pacific Computer Systems Architecture Conference
Publication Year :
2006
Publisher :
Springer Berlin Heidelberg, 2006.

Abstract

While bypassing algorithms have been applied to the first-level cache, we study for the first time their effectiveness for the last-level caches for which miss penalties are significantly higher and where algorithm complexity is not constrained by the speed of the pipeline. Our algorithm monitors the reuse behavior of blocks that are touched by delinquent loads and re-classify them on-the-fly. Blocks classified as bypassed are only installed in the level-1 cache. We leverage the algorithm to early send out a miss request for loads expected to request blocks classified to be bypassed. Such requests are sent to memory directly without tag checks at intermediary levels in the cache hierarchy. Overall, we find that we can robustly reduce the miss rate by 23% and improve IPC with 14% on average for memory bound SPEC2000 applications without degrading performance of the other SPEC2000 applications.

Details

ISBN :
978-3-540-40056-1
ISBNs :
9783540400561
Database :
OpenAIRE
Journal :
Advances in Computer Systems Architecture ISBN: 9783540400561, Asia-Pacific Computer Systems Architecture Conference
Accession number :
edsair.doi...........2642be3e1ae1f6097460f506a97afba7
Full Text :
https://doi.org/10.1007/11859802_6