Back to Search Start Over

PARS: A Pattern-Aware Spatial Data Prefetcher Supporting Multiple Region Sizes

Authors :
Lin, Yiquan
Lin, Wenhai
Xu, Jiexiong
Chen, Yiquan
Jin, Zhen
Qin, Jingchang
He, Jiahao
Cai, Shishun
Zhang, Yuzhong
Wang, Zonghui
Chen, Wenzhi
Source :
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems; November 2024, Vol. 43 Issue: 11 p3638-3649, 12p
Publication Year :
2024

Abstract

Hardware data prefetching is a well-studied technique to bridge the processor-memory performance gap. Bit-pattern-based prefetchers are one of the most promising spatial data prefetchers that achieve substantial performance gains. In bit-pattern-based prefetchers, the region size is a crucial parameter, which denotes the memory size that can be recorded by a pattern or prefetched by a prediction. However, existing bit-pattern-based prefetchers only support one fixed region size. Our experiment shows that the fixed region size cannot meet the requirements for numerous applications and leads to suboptimal performance and high hardware overhead. In this article, we propose PARS, a pattern-aware spatial data prefetcher supporting multiple region sizes. The key idea of PARS is that it supports multiple region sizes, enabling it to simultaneously enhance application performance while reducing the hardware overhead. Moreover, PARS supports dynamically switching appropriate region sizes for different patterns through an adaptive RS-switching mechanism. We evaluated PARS on numerous workloads and results show that PARS provides an average performance improvement of 40.6% over a baseline with no data prefetchers and outperforms the two state-of-the-art prefetchers Bingo by 2.1% (up to 24.4%) and Pythia by 3.9% (up to 111.2%) in the single-core system. In the four-core system, PARS outperforms Bingo by 5.0% (up to 66.0%) and Pythia by 5.4% (up to 177.9%).

Details

Language :
English
ISSN :
02780070
Volume :
43
Issue :
11
Database :
Supplemental Index
Journal :
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Publication Type :
Periodical
Accession number :
ejs67916207
Full Text :
https://doi.org/10.1109/TCAD.2024.3442981