Back to Search
Start Over
Tuning a Protocol Processor Architecture Towards DSP Operations.
- Source :
- Embedded Computer Systems: Architectures, Modeling & Simulation; 2005, p132-141, 10p
- Publication Year :
- 2005
-
Abstract
- In this paper we present an experiment in enhancing our transport triggered protocol processor hardware platform to support DSP applications. Our focus is on integrating support for both application domains into a single processor without loss of performance in either domain. Such a processor could be taken advantage of in applications like Voice-over-IP communication using hand-held devices, where functionality is needed from both domains. As our first step in bridging the gap between the protocol processing and DSP domains we implement support for FIR filtering. We analyze four different architectural instances for implementing FIR filters according to their performance and bus utilisation. We were able to determine that protocol processing and DSP operations can be executed in parallel very efficiently. The implementations were verified with VHDL simulations and synthesis using 0.18 μm CMOS technology. [ABSTRACT FROM AUTHOR]
Details
- Language :
- English
- ISBNs :
- 9783540269694
- Database :
- Supplemental Index
- Journal :
- Embedded Computer Systems: Architectures, Modeling & Simulation
- Publication Type :
- Book
- Accession number :
- 32891479
- Full Text :
- https://doi.org/10.1007/11512622_15