SPIKE_4096: A neural integrated circuit for image segmentation.

An image segmentation algorithm, based on Pulse-Coupled Neural Networks, was implemented in silicon. We aimed at simplifying neuron hardware implementation while maintaining segmentation efficiency. Some algorithmic tricks have then been added, improving the results. The main components of the underlying neuron architecture are a single 8 bits register, a simple incrementer, and some glue logic. A prototype, using a data flow architecture, implementing a 64x64 neuron array, and based on a 0.2 Μm CMOS SOI technology, will be released in 1998. A 64x64 segmentation is expected in less than 50 Μs. [ABSTRACT FROM AUTHOR]