Back to Search
Start Over
Automated Mapping for Reconfigurable Single-Electron Transistor Arrays.
- Source :
- DAC: Annual ACM/IEEE Design Automation Conference; Jun2011, p878-883, 6p, 6 Diagrams, 1 Chart, 3 Graphs
- Publication Year :
- 2011
-
Abstract
- Reducing power consumption has become one of the primary challenges in chip design, and therefore significant efforts are being devoted to find holistic solutions on power reduction from the device level up to the system level. Among a plethora of low power devices that are being explored, single-electron transistors (SETs) at room temperature are particularly attractive. Although prior work has proposed a binary decision diagrambased reconfigurable logic architecture using SETs, it lacks an automated synthesis tool for the device. Consequently, in this work, we develop a product-term-based approach that synthesizes a logic circuit by mapping all its product terms into the SET architecture. The experimental results show the effectiveness and efficiency of the proposed approach on a set of MCNC benchmarks. [ABSTRACT FROM AUTHOR]
Details
- Language :
- English
- ISSN :
- 0738100X
- Database :
- Complementary Index
- Journal :
- DAC: Annual ACM/IEEE Design Automation Conference
- Publication Type :
- Conference
- Accession number :
- 65316369