Impact of Advanced Gate Stack Engineering On Low Frequency Noise Performances of Planar Bulk CMOS transistors.

This paper discusses on the impact of gate stack engineering on the low-frequency noise performance of state-of-the-art deep submicron planar CMOS technologies. Focus is on the scaling of the Equivalent Oxide Thickness (EOT) in high-k gate oxides in combination with metal gates, requiring the implementation of cap layers. As will be shown, different trends in the LF noise can be observed, indicating that LF noise optimization is a complex interplay between the different gate stack components. [ABSTRACT FROM AUTHOR]