Analysis of Drain-Induced Barrier Lowering for Gate-All-Around FET with Ferroelectric.

This study presents an analytical model for the drain-induced barrier lowering (DIBL) of a junctionless gateall-around FET with ferroelectric, utilizing a 2D potential model. A multilayer structure of metal-ferroelectric-metalinsulator-semiconductor is used as the gate, as well as the remanent polarization and coercive field values corresponding to HZO are used. The DIBLs obtained with the proposed model demonstrate good agreement with those obtained using the second derivative method, which relies on the 2D relationship between drain current and gate voltage. The results demonstrate that an increase in ferroelectric thickness leads to a negative DIBL value due to the ferroelectric charge. Additionally, there exists an inverse relationship between ferroelectric thickness and channel length to achieve a DIBL value of 0. This condition is satisfied only with the increase of the ferroelectric thickness as the channel radius and insulator thickness increase. The DIBLs increase with higher remanent polarization and lower coercive field, remaining constant when the ratio of remanent polarization and coercive field is maintained. [ABSTRACT FROM AUTHOR]