Design and implementation of anchor coprocessor architecture for wireless node localization applications.

Localization systems should be as robust, accurate, and energy-efficient as possible in a wireless sensor network. A centralized localization scheme using a mobile anchor avoids computational overhead at resource-constrained nodes, which improves network lifetime by reducing power consumption. The anchor plays a vital role in accurately estimating the positions of the nodes in the network. Equipping a GPS (Global Positioning System) receiver, an anchor provides reference information to position computation by trilateration or triangulation. Therefore, an anchor coprocessor on dedicated hardware performs the localization faster with low power consumption. In this work, we proposed a localization method in which an anchor centrally computes node positions based on RSS (Received Signal Strength) and AoA (Angle of Arrival) information. We also presented the custom design of anchor coprocessor architecture using the appropriate FSMD (Finite State Machine with Datapath) models and CORDIC (COordinate Rotation DIgital Computer) blocks. The anchor moves along a random path in the network and performs clustering of some neighboring nodes with RSS exceeding a prescribed threshold using a smart antenna. The coprocessor estimates localization information (distance and angle) for the clustering nodes at two distinct anchor points and keeps them in a table. It then computes the positions for nodes encountered twice in the table. Coprocessor performance is tested on a dedicated FPGA (Field Programmable Gate Array) board with multiple fixed-point hardware-level simulations for localization accuracy, computational complexities, and power consumption. The results are comparable to existing systems and corroborate implementation feasibility on wireless network infrastructure with limited resources. [ABSTRACT FROM AUTHOR]