Back to Search Start Over

Evaluating RISC-V Vector Instruction Set Architecture Extension with Computer Vision Workloads.

Authors :
Li, Ruo-Shi
Peng, Ping
Shao, Zhi-Yuan
Jin, Hai
Zheng, Ran
Source :
Journal of Computer Science & Technology (10009000); Jul2023, Vol. 38 Issue 4, p807-820, 14p
Publication Year :
2023

Abstract

Computer vision (CV) algorithms have been extensively used for a myriad of applications nowadays. As the multimedia data are generally well-formatted and regular, it is beneficial to leverage the massive parallel processing power of the underlying platform to improve the performances of CV algorithms. Single Instruction Multiple Data (SIMD) instructions, capable of conducting the same operation on multiple data items in a single instruction, are extensively employed to improve the efficiency of CV algorithms. In this paper, we evaluate the power and effectiveness of RISC-V vector extension (RV-V) on typical CV algorithms, such as Gray Scale, Mean Filter, and Edge Detection. By our examinations, we show that compared with the baseline OpenCV implementation using scalar instructions, the equivalent implementations using the RV-V (version 0.8) can reduce the instruction count of the same CV algorithm up to 24x, when processing the same input images. Whereas, the actual performances improvement measured by the cycle counts is highly related with the specific implementation of the underlying RV-V co-processor. In our evaluation, by using the vector co-processor (with eight execution lanes) of Xuantie C906, vector-version CV algorithms averagely exhibit up to 2.98x performances speedups compared with their scalar counterparts. [ABSTRACT FROM AUTHOR]

Details

Language :
English
ISSN :
10009000
Volume :
38
Issue :
4
Database :
Complementary Index
Journal :
Journal of Computer Science & Technology (10009000)
Publication Type :
Academic Journal
Accession number :
173517871
Full Text :
https://doi.org/10.1007/s11390-023-1266-6