A 22-nm FDSOI CMOS Low-Noise Active Balun Achieving < −44-dBc HD3 Up To 1.5-V p-p Output Swing Over 0.01–5.4-GHz for Direct RF Sampling Applications.

In this article, we propose a CMOS active balun targeting high linearity up to high voltage swing and over wide bandwidth for direct RF sampling applications. All the blocks of this active balun are derived using a common highly linear building block (HLBB). The HLBB is designed using an inverter with strong source degeneration. To increase the linearity of this HLBB further, its nonlinearity mechanisms are analyzed in detail. A bootstrapping technique is included in the HLBB to reduce the dominant nonlinearity. Furthermore, a pre-distortion technique cancels most of the non-linearity of the output driving stages. All the linearization techniques proposed are robust to process, voltage, and temperature (PVT) changes. The measured results of the active balun realized on-chip in a 22-nm FDSOI CMOS shows $ < -$ 44-dBc third harmonic distortion (HD3) up to 1.5- $\text{V}_{\textrm {p-p}}$ output swing over 0.01–5.4 GHz. The measured gain and phase errors of the balun action are less than 0.5 dB and $\pm 5{^\circ }$ , respectively. The chip is powered from a 5-V supply and dissipates 925 mW. [ABSTRACT FROM AUTHOR]