Back to Search
Start Over
Functional Verification of Dynamic Partial Reconfiguration for Software-Defined Radio.
- Source :
- Journal of Circuits, Systems & Computers; Mar2021, Vol. 30 Issue 3, pN.PAG-N.PAG, 20p
- Publication Year :
- 2021
-
Abstract
- Dynamic Partial Reconfiguration (DPR) on Field Programmable Gate Arrays (FPGAs) allows reconfiguration of some of the logic at runtime while the rest of the logic keeps operating. This feature allows the designers to build complex systems such as Software-Defined Radio (SDR) in a reasonable area. New issues can arise due to usage of DPR technique such as guaranteeing proper connections for the ports of the Reconfigurable Modules (RMs) which share the same Reconfigurable Region (RR) on the FPGA, waiting for running computations on a module before reconfiguring it, isolation of the reconfigurable modules during the reconfiguration process, and initialization of the reconfigurable module after the reconfiguration process is done. Also, the Clock Domain Crossing (CDC) verification of the dynamically reconfigurable systems is a complicated task due to the need to verify all the modes of the designs, and the lack of Computer Aided Design (CAD) tools support for DRS designs. This paper summarizes our previous work to address these verification challenges for DPR. The approaches are demonstrated on a SDR system to show the effectiveness of applying these approaches in the design cycle. [ABSTRACT FROM AUTHOR]
- Subjects :
- SOFTWARE radio
FIELD programmable gate arrays
COMPUTER-aided design
BRIDGE bearings
Subjects
Details
- Language :
- English
- ISSN :
- 02181266
- Volume :
- 30
- Issue :
- 3
- Database :
- Complementary Index
- Journal :
- Journal of Circuits, Systems & Computers
- Publication Type :
- Academic Journal
- Accession number :
- 149546329
- Full Text :
- https://doi.org/10.1142/S0218126621500420