Gate-Source-Drain Architecture Impact on DC and RF Performance of Sub-100-nm Elevated Source/Drain NMOS Transistors.

It has been known that using selective epitaxial growth (SEG) silicon, to elevate source/drain regions, is beneficial to digital CMOS by reducing the junction leakage. In addition, this architecture also reduces the gate resistance by enabling a T-shape gate and allowing thicker silicides, which is beneficial for RF-CMOS regarding increased maximum oscillation frequency (f[sub max]) and lowering of the noise figure (NF). In this paper, we report the impact of the SEG-deep source/drain implant (DSDI) process sequence and Co silicide thickness on dc C and RF performance of NMOS transistors. Up to a 28%-45% improvement in f[sub max] is achievable due to a T-shaped gate and thicker Co, made possible by an elevated source/drain ([sup E]S/D) architecture. The maximum transconductance (g[sub m]) of the [sup E]S/D device reaches a value of 1100 mS/mm, which in turn gives a very high f[sub T] of 150 GHz. The low gate sheet resistance obtained with this architecture is also very beneficial for suppressing noise figure in the low-noise amplifier (LNA) circuit demonstrated in this paper. Furthermore, it is shown by simulation that the noise performance of an RF LNA improves due to the SEG and the Co thickness in the T-shaped gate of the NMOS transistor. [ABSTRACT FROM AUTHOR]