Back to Search
Start Over
Generation of Distributed Logic-Memory Architectures Through High-Level Synthesis.
- Source :
-
IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems . Nov2005, Vol. 24 Issue 11, p1694-1711. 18p. - Publication Year :
- 2005
-
Abstract
- With the increasing cost of on-chip global Communication, high-performance designs for data-intensive applications require architectures that distribute hardware resources (computing logic, memories, interconnect, etc.) throughout the chip, while restricting computations and communications to geographic proximities. In this paper, we present a methodology for high-level synthesis (HLS) of distributed logic-memory architectures, i.e., architectures that have logic and memory distributed across several partitions in a chip. Conventional HLS tools are capable of extracting parallelism from a behavior for architectures that assume a monolithic controller/datapath communicating with a memory or memory hierarchy. This paper provides techniques to extend the synthesis frontier to more general architectures that can extract both coarse-and fine-grained parallelism from data accesses and computations in a synergistic manner. Our methodology selects many possible ways of organizing data and computations, carefully examines the tradeoffs (i.e., communication overheads, synchronization costs, area overheads) in choosing one solution over another, and utilizes conventional HLS techniques for intermediate steps. [ABSTRACT FROM AUTHOR]
- Subjects :
- *COMMUNICATION
*LOGIC
*METHODOLOGY
*TIME measurements
*PHYSICAL measurements
*MEMORY
Subjects
Details
- Language :
- English
- ISSN :
- 02780070
- Volume :
- 24
- Issue :
- 11
- Database :
- Academic Search Index
- Journal :
- IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems
- Publication Type :
- Academic Journal
- Accession number :
- 18907613
- Full Text :
- https://doi.org/10.1109/TCAD.2005.852276