Back to Search Start Over

A compact memristor emulator for novel IC applications: Its design and experimental validation.

Authors :
Sagar
Verma, Jagveer Singh
Joshi, Manoj
Ranjan, Rajeev Kumar
Kang, Sung-Mo
Source :
Chaos, Solitons & Fractals. Jun2024, Vol. 183, pN.PAG-N.PAG. 1p.
Publication Year :
2024

Abstract

Device fabrication with precise operating parameters is challenging and encourages innovation in memristor emulator (MRE) circuit design. This article presents a simple MRE designed using CMOS devices based on a Current Conveyor Transconductance Amplifier (CCTA) as its active element with a few passive components. It is capable of both floating and grounded memristor applications and exhibits effective operation in the MHz frequency range for both incremental and decremental modes of operation, along with the feature allowing electronic tunability. The simulation has been carried out using a Cadence Virtuoso with 0.18 μm process parameters with ±1 V of DC supply. The reliability and resilience of this design have been validated for short-term non-volatility, process corner analyses, temperature fluctuations, and Monte Carlo analysis. In addition, mathematical justification and functional experimental validation of proposed MRE have been achieved using off-the-shelf components. Finally, the MRE circuit's unique non-linear and non-volatile nature has been utilized to implement the Chua's oscillator and an adaptive learning of unicellular organisms as its potential applications. [ABSTRACT FROM AUTHOR]

Details

Language :
English
ISSN :
09600779
Volume :
183
Database :
Academic Search Index
Journal :
Chaos, Solitons & Fractals
Publication Type :
Periodical
Accession number :
177315863
Full Text :
https://doi.org/10.1016/j.chaos.2024.114824