面向众核系统的层次化栅栏同步机制*.

Synchronization plays an important role in ensuring data consistency and correctness of multicore processor threads. As the number of processor cores increases, the cost of synchronization increases. Barrier synchro-nization is one of the effective methods for multi-core synchronization in parallel applications. Software synchronization methods typically require thousands of cycles to complete synchronizationamong multiplecores. This high latency and serialization synchronization can result in significant performance degradation of multicore programs. Compared with the software barrier synchronization method, the hardware barrier can achieve lower synchronization delay, but the scalability of the centralized hardware barrier is limited and it is dificult to adapt to the multicore processor systems. This paperproposesa hierarchical hardware barrier mechanism caled HSync for multicore processors. It consists of local and global barrier units, which work together to achieve fast synchronization with low hardware overhead. The experimental results show that the hierarchical hardware barrier mechanism improves the performance of the multicore proces-sor system by 1. 13 times and reduces network traffic by74% compared wi hthetraditional centralized hardware barrier. [ABSTRACT FROM AUTHOR]