Back to Search
Start Over
A Digital-Based Low-Power Fully Differential Comparator.
- Source :
-
Journal of Circuits, Systems & Computers . Jan2017, Vol. 26 Issue 1, p1. 12p. - Publication Year :
- 2017
-
Abstract
- Low-power circuits are highly in demand in this power-hungry world of batteries and portable devices. Though many low-power techniques are prevalent at various stages of a VLSI design cycle, but most of them have retained their own domain. A novel, digital-in-concept, fully differential voltage comparator circuit has been implemented in this paper. This provides substantial reduction in the power consumption. It is highly cost-effective, both in terms of time and efforts as an analog circuit is being designed on digital basis. The proposed voltage comparator has been designed and simulated in Cadence Virtuoso Analog Design Environment using UMC 180nm CMOS technology at 1.8V supply. [ABSTRACT FROM AUTHOR]
Details
- Language :
- English
- ISSN :
- 02181266
- Volume :
- 26
- Issue :
- 1
- Database :
- Academic Search Index
- Journal :
- Journal of Circuits, Systems & Computers
- Publication Type :
- Academic Journal
- Accession number :
- 118525864
- Full Text :
- https://doi.org/10.1142/S0218126617500025