Analysis of high-k spacer on symmetric underlap DG-MOSFET with Gate Stack architecture.

This paper shows the systematic study of underlap double gate (U-DG) NMOSFETs with Gate Stack (GS) under the influence of high- k spacers. In highly scaled devices, underlap is used at the Source and Drain side so as to reduce the short channel effects (SCE’s), however, it significantly reduces the on current due to the increased channel resistance. To overcome these drawbacks, the use of high- k spacers is projected as one of the remedies. In this paper, the analog performance of the devices is studied on the basis of parameters like transconductance ( g m ) , transconductance generation factor ( g m / I d ) and intrinsic gain ( g m r o ) . The RF performance is analyzed on the merits of intrinsic capacitance ( C gd , C gs ) , resistance ( R gd , R gs ) , transport delay ( τ m ) , inductance ( L sd ) , cutoff frequency ( f T ) , and the maximum frequency of oscillation ( f max ) . The circuit performance of the devices are studied by implementing the device as the driver MOSFET in a Single Stage Common Source Amplifier. The Gain Bandwidth Product (GBW) has been analyzed from the frequency response of the circuit. [ABSTRACT FROM AUTHOR]