Back to Search Start Over

A Holistic Approach Towards Intelligent Hotspot Prevention in Network-on-Chip-Based Multicores.

Authors :
Soteriou, Vassos
Theocharides, Theocharis
Kakoulli, Elena
Source :
IEEE Transactions on Computers. Mar2016, Vol. 65 Issue 3, p819-833. 15p.
Publication Year :
2016

Abstract

Traffic hotspots, a severe form of network congestion, can be caused unexpectedly in a network-on-chip (NoC) due to the immanent spatio-temporal unevenness of application traffic. Hotspots reduce the NoC’s effective throughput, where in the worst-case scenario, network traffic flows can be frozen indefinitely. To alleviate this problematic phenomenon several adaptive routing algorithms employ online load-balancing schemes, aiming to reduce the possibility of hotspots arising. Since most are not explicitly hotspot-agnostic, they cannot completely prevent hotspot formation(s) as their reactive capability to hotspots is merely passive. This paper presents a pro-active Hotspot-Preventive Routing Algorithm (HPRA) which uses the advance knowledge gained from network-embedded artificial neural network-based (ANN) hotspot predictors to guide packet routing in mitigating any unforeseen near-future hotspot occurrences. First, these ANN-based predictors are trained offline and during multicore operation they gather online statistical data to predict about-to-be-formed hotspots, promptly informing HPRA to take appropriate hotspot-preventive action(s). Next, in a holistic approach, additional ANN training is performed with data acquired after HPRA interferes, so as to further improve hotspot prediction accuracy; hence, the ANN mechanism does not only predict hotspots, but is also aware of changes that HPRA imposes upon the interconnect infrastructure. Evaluation results, including utilizing real application traffic traces gathered from parallelized workload executions onto a chip multiprocessor architecture, show that HPRA can improve network throughput up to $81$<alternatives><inline-graphic xlink:type="simple" xlink:href="soteriou-ieq1-2435748.gif"/></alternatives> percent when compared with prior-art. Hardware synthesis results affirm the HPRA mechanism’s moderate overhead requisites. [ABSTRACT FROM AUTHOR]

Details

Language :
English
ISSN :
00189340
Volume :
65
Issue :
3
Database :
Academic Search Index
Journal :
IEEE Transactions on Computers
Publication Type :
Academic Journal
Accession number :
113070495
Full Text :
https://doi.org/10.1109/TC.2015.2435748