Topography reduction for copper damascene interconnects.

Presents a review of planarization methods and techniques that can reach topography levels in the semiconductor industry. Obstacles for the copper interconnect process; Contribution of improving the planarity at the copper deposition step and reducing the amount of dishing at the chemical mechanical planarization step in achieving topography reduction; Importance of planar copper films to overcome th obstacles facing integration of copper damascene technology.