Search

International audience; Communication on multi-core chips is a severe bottleneck for computational performance. A potential solution, wireless radiofrequency links between far apart cores, suffers from strong multipath effects within the chip package that cause inter-symbol interference. We propose to empower the on-chip propagation environment with in situ programmability by equipping it with a programmable metasurface. By locally tuning the boundary conditions of the metallic enclosure that the chip package constitutes, the programmable metasurface allows us to tailor the on-chip channel impulse response. Our numerical studies suggest that this approach may overcome the caveat of current wireless interconnects. © 2021 IEEE.

Capacitive touchscreens are increasingly widespread, featuring in mobile phones and tablets, as well as everyday objects such as cars and home appliances. As a result, the interfaces are uniquely placed to provide a means of communication in the era of the Internet of Everything. Here we show that commercial touchscreens can be used as reader interfaces for capacitive coupled data transfer. The transfer of data to the touchscreen is achieved using a 12-bit thin-film capacitive radio frequency identification tag powered by a thin-film battery or a thin-film photovoltaic cell that converts light from the screen. The thin-film integrated circuit has a 0.8 cm2 on-chip monolithic antenna, employs 439 transistors, and dissipates only 31 nW of power at a supply voltage of 600 mV. The chip has an asynchronous data rate of up to 36 bps, which is limited by the touchscreen readout electronics. ispartof: NATURE ELECTRONICS vol:2 issue:12 pages:606-611 ispartof: location:England status: published

Capacitive touchscreens are increasingly widespread, featuring in mobile phones and tablets, as well as everyday objects such as cars and home appliances. As a result, the interfaces are uniquely placed to provide a means of communication in the era of the Internet of Everything. Here, we show that commercial touchscreens can be used as reader interfaces for capacitive coupled data transfer. The transfer of data to the touchscreen is achieved using a 12 bit thin-film capacitive radio-frequency identification tag powered by a thin-film battery or a thin-film photovoltaic cell that converts light from the screen. The thin-film integrated circuit has a 0.8 cm2 on-chip monolithic antenna, employs 439 transistors and dissipates only 31 nW of power at a supply voltage of 600 mV. The chip has an asynchronous data rate of up to 36 bps, which is limited by the touchscreen readout electronics.

A 24 GHz antenna design for miniaturized FMCW radar is presented. The antenna was manufactured with additive manufacturing technology at TNO. The characterization of the polymer material used in the fabrication was carried out and the measurement results of the antenna are presented in this work. A good agreement between simulations and measurements was achieved. © 2018 European Microwave Association.

This paper describes a fractional-N PLL IC with absolute phase control utilizing an on-chip loop-filter. The frequency range is 2.6 to 3.5 GHz, which covers one of the bands for future low-band 5G telecommunication systems. For phased-array operation a compact form-factor is needed as the space available for the complete front-end is limited by the wave-length. The on-chip loop-filter allows to obtain the compact form factor required. The absolute phase-control allows for phased-array operation. The chip has been implemented in a mathbf{0.25}mumathbf{m} BiCMOS process. © 2018 European Microwave Association.

This paper describes a fractional-N PLL IC with absolute phase control utilizing an on-chip loop-filter. The frequency range is 2.6 to 3.5 GHz, which covers one of the bands for future low-band 5G telecommunication systems. For phased-array operation a compact form-factor is needed as the space available for the complete front-end is limited by the wave-length. The on-chip loop-filter allows to obtain the compact form factor required. The absolute phase-control allows for phased-array operation. The chip has been implemented in a mathbf{0.25}mumathbf{m} BiCMOS process. © 2018 European Microwave Association.

A 24 GHz antenna design for miniaturized FMCW radar is presented. The antenna was manufactured with additive manufacturing technology at TNO. The characterization of the polymer material used in the fabrication was carried out and the measurement results of the antenna are presented in this work. A good agreement between simulations and measurements was achieved. © 2018 European Microwave Association.

We evaluate the compatibility and performance of polymer monolith solid phase extraction beds that incorporate cationic charge, with a polycationic surface coating, PolyE-323, fabricated within microfluidic glass chips. The PolyE-323 is used to reduce protein and peptide adsorption on capillary walls during electrophoresis, and to create anodal flow for electrokinetically driven nano-electrospray ionization mass spectrometry. A hydrophobic butyl methacrylate-based monolithic porous polymer was copolymerized with an ionizable monomer, [2-(methacryloyloxy)ethyl] trimethylammonium chloride to form a polymer monolith for solid phase extraction that also sustains anodal electroosmotic flow. Exposure of the PolyE-323 coating to the monolith forming mixture affected the performance of the chip by a minor amount; electrokinetic migration times increased by ∼5%, and plate numbers were reduced by an average of 5% for proteins and peptides. 1-mm long on-chip monolithic solid phase extraction columns showed reproducible, linear calibration curves ( R 2 = 0.9978) between 0.1 and 5 nM BODIPY at fixed preconcentration times, with a capacity of 2.4 pmol or 0.92 mmol/L of monolithic column for cytochrome c . Solution phase on-bed trypsin digestion was conducted by capturing model protein samples onto the monolithic polymer bed. Complete digestion of the proteins was recorded for a 30 min stop flow digestion, with high sequence coverage (88% for cytochrome c and 56% for BSA) and minimal trypsin autodigestion product. The polycationic coating and the polymer monolith materials proved to be compatible with each other, providing a high quality solid phase extraction bed and a robust coating to reduce protein adsorption and generate anodal flow, which is advantageous for electrospray.

We develop and demonstrate an on-chip resonator working at 15 GHz with a high quality factor (Q-factor) of 93.81 while only requiring a small chip size of 195 μm × 195 μm on Si by using our new design methodology. In our design, unlike previous approaches, we avoid the need for any external capacitance for tuning; instead, we utilize the film capacitance as the capacitor of the LC tank circuit and realize a fully on-chip resonator that shows a strong transmission dip of > 30 dB on resonance as required for telemetric-sensing applications. We present the design, theory, methodology, microfabrication, experimental characterization, and theoretical analysis of these resonators. We also demonstrate that the experimental results are in excellent agreement with the theoretical (both analytical and numerical) results. Based on our proof-of-concept demonstration, such high-Q on-chip resonators hold great promise for use in transmissive telemetric sensors. © 2008 IEEE.

We realized a potentially low-cost optical fiber sensor read-out unit. The device allows for a measurement distance resolution of about 2 m along a sensing fiber using 25 ns wide pulses generated on chip. © OSA 2013.

We realized a potentially low-cost optical fiber sensor read-out unit. The device allows for a measurement distance resolution of about 2 m along a sensing fiber using 25 ns wide pulses generated on chip. © OSA 2013.

We investigate single photon generation from individual self-assembled InGaAs quantum dots coupled to the guided optical mode of a GaAs photonic crystal waveguide. By performing confocal microscopy measurements on single dots positioned within the waveguide, we locate their positions with a precision better than 0.5 \mum. Time-resolved photoluminescence and photon autocorrelation measurements are used to prove the single photon character of the emission into the propagating waveguide mode. The results obtained demonstrate that such nanostructures can be used to realize an on-chip, highly directed single photon source with single mode spontaneous emision coupling efficiencies in excess of beta~85 % and the potential to reach maximum emission rates >1 GHz., submitted on September 26, 2011

We describe a new class of electrostatic actuators with a compliant electrode made of liquid metal alloy contained by a thin elastomeric membrane. We illustrate the use of such actuators as on-chip microvalves for gas flow control. The microvalve comprises of one fixed electrode spanning the floor and sidewalls of the trapezoidal gas channel and one corresponding flexible electrode suspended across the channel. Details of fabrication and preliminary characterization of on/off and proportional valving are presented.

Photonic wire evanescent field (PWEF) sensor chips have been developed for multiplexed label free molecular detection. The sensors are made using 260 nm ×450 nm cross-section silicon waveguides folded into spirals less than 200 μm in diameter, but with an overall sensor length of more than a millimeter. The long propagation length gives a response to molecular binding much better than currently available tools for label-free molecular sensing. These sensors can be arrayed at densities up to ten or more per square millimeter. This talk reviews our ongoing work on the photonic wire sensor chip design and layout, on-chip integrated fluidics, optical coupling, and chip interrogation using arrays of grating couplers formed using sub-wavelength patterned structures. The goal is to develop a commercially viable sensor platform by addressing cost-of-instrumentation, cost per measurement, ease-of-use, and by increasing the number of sensors that can be simultaneously monitored. © 2011 IEEE., 2011 ICO International Conference on Information Photonics, IP 2011, 18 May 2011 through 20 May 2011, Ottawa, ON

This work proposes to reduce energy by avoiding access to columns of on-chip SRAM arrays whose cell contents are all 1s or all 0s. We refer to this dynamic phenomenon as the Same-Cell-Content-Column (SCC-column). Analysis reveals that SCC-columns occur frequently in several processor arrays, such as tag arrays of L1 caches, TLBs and predictors. An interval based scheme that employs one bit per column is proposed to track whether we have a SCC-column. We explain how a SCC-column can be leveraged to reduce the energy needed for SRAM read and write accesses. Experimental analysis for a specific processor configuration reveals that the proposed scheme detects SCC-columns effectively. The potential energy savings of the proposed approach at 32nm often exceeds 40% for several processor arrays. © 2011 IEEE. 181 186 Conference code: 86471 Cited By :3

Metal matrix composites are materials composed of nonmetallic phases distributed in a metallic matrix. They exhibit outstanding combination of preferable properties such as increased strength, low weight, high stiffness, high wear resistance and high elastic modulus. Although the system offers superior properties, the hard and abrasive nature of the reinforcements induces severe issues in the field of machining. Chip morphology and surface integrity analyses are of prime importance to investigate the machinability of MMCs. Influence of elemental analysis of chip in chip morphology and phase analysis on surface integrity is covered in this research. In this study elemental analysis has been conducted to reveal the distribution of particles in the matrix, in the raw material and chips generated under different cutting conditions. The effect of particle accumulation on chip edge serration has been investigated. Also the mechanism of particle fracture and debonding and influence of feed rate on the particle debonding is studied. In order to study the role of thermal effect on the generation of machining residual stress, X-ray diffraction analysis (XRD) is utilized, and the possibility of phase transformation is investigated., 26th Annual Technical Conference of the American Society for Composites 2011 and the 2nd Joint US-Canada Conference on Composites, 26 September 2011 through 28 September 2011, Montreal, QC

Decision Support System (DSS) workloads are known to be one of the most time-consuming database workloads that process large data sets. Traditionally, DSS queries have been accelerated using large-scale multiprocessor. In this work we analyze the benefits of using future many-core architectures, more specifically on-chip clustered many-core architectures, for such workloads for accelerating DSS query execution and study their performance behavior. To achieve this goal we propose data-parallel versions of the original database scan and join algorithms. In our experiments we study the behavior of three queries from the standard DSS benchmark TPC-H executing on the Intel Single Chip Cloud Computing experimental processor (Intel SCC). The results show that parallelism can be well exploited by such architectures and also how the computational workload compared to the data size of each executed query can influence performance. Our results show linear scalability for queries where the computation to data size ratio is balanced. 81 84 Conference code: 94112 Cited By :1

As the number of transistors on a chip doubles with every technology generation, the number of on-chip cores also increases rapidly, making possible in a foreseeable future to design processors featuring hundreds of general-purpose cores. However, though a large number of cores speeds up parallel code sections, Amdahl's law requires speeding up sequential sections too. We argue that it will become possible to dedicate a substantial fraction of the chip area and power budget to achieve high sequential performance. Current general-purpose processors contain a handful of cores designed to be continuously active and run in parallel. This leads to power and thermal constraints that limit the core's performance. We propose removing these constraints with a sequential accelerator (SACC). A SACC consists of several cores designed for ultimate sequential performance. These cores cannot run continuously. A single core is active at any time, the rest of the cores are inactive and power-gated. We migrate the execution periodically to another core to spread heat generation uniformly over the whole SACC area, thus addressing the temperature issue. The SACC will be viable only if it yields significant sequential performance. Migration-induced cache misses may limit performance gains. We propose some solutions to mitigate this problem. We also investigate a migration method using thermal sensors, such that the migration interval depends on the ambient temperature and the migration penalty is negligible under normal thermal conditions. © 2010 ACM. 237 246 Sponsors: ACM SIGMicro Conference code: 80973 Cited By :2

The development of continuous glucose monitoring systems is a major trend in diabetes-related research. Small, easy-to-wear systems which are robust enough to function over many days without maintenance are the goal. We present a new sensing system for continuous glucose monitoring based on a microreactor incorporating chaotic mixing channels. Two different types of chaotic mixing channels with arrays of either slanted or herringbone grooves were fabricated in poly(dimethylsiloxane) (PDMS) and compared to channels containing no grooves. Mixing in channels with slanted grooves was characterized using a fluorescence method as a function of distance and at different flow rates, and compared to the mixing behavior observed in channels with no grooves. For electrochemical detection, a thin-film Pt electrode was positioned at the end of the fluidic channel as an on-chip detector of the reaction product, H2O 2. Glucose determination was performed by rapidly mixing glucose and glucose oxidase (GOx) in solution at a flow rate of 0.5 μL/min and 1.5 μL/min, respectively. A 150 U/mL GOx solution was selected as the optimum concentration of enzyme. In order to investigate the dependence of device response on flow rate, experiments with a premixed solution of glucose and GOx were compared to experiments in which glucose and GOx were reacted on-chip. Calibration curves for glucose (0-20 mM, in the clinical range of interest) were obtained in channels with and without grooves, using amperometric detection and a 150 U/mL GOx solution for in-chip reaction. © 2010 American Chemical Society.

We propose and demonstrate nanowire (NW) device platforms on-chip integrated using electric-field-assisted self-assembly. This platform integrates from nanoprobes to microprobes, and conveniently allows for on-chip manipulation, capturing, and electrical characterization of nanoparticles (NPs). Synthesizing segmented (Au-Ag-Au) NWs and aligning them across predefined microelectrode arrays under ac electric field, we controllably form nanogaps between the self-aligned end (Au) segments by selectively removing the middle (Ag) segments. We precisely control and tune the size of this middle section for nanogap formation in the synthesis process. Using electric field across nanogaps between these nanoprobes, we capture NPs to electrically address and probe them at the nanoscale. This approach holds great promise for the construction of single NP devices with electrical nanoprobe contacts.

Date of Conference: 4-8 Oct. 2009 Dielectrophoresis (DEP) allows for electric field assisted assembly in spatially non-uniform field distribution, where the induced moment is translated into a net force on polarized particles towards the high field gradient. For example, for a spherical particle of radius r with a permittivity constant ofεp in a host medium with the permittivity ofε m, the dielectrophoretic force is given by (1): where r is the particle radius, ω is the angular frequency and Erms is the root mean square electric field. K is the Clausius-Mossotti function, which depends on the complex permittivity of the spherical particle and the medium [1].IEEE.

Date of Conference: 12-17 Oct. 2008 Conference name: 3rd SiGe, Ge, and Related Compounds: Materials, Processing and Devices Symposium - 214th ECS Meeting It is believed that to continue the scaling of silicon CMOS innovative device structures and new materials have to be created in order to continue the historic progress in information processing and transmission. Recently germanium has emerged as a viable candidate to augment Si for CMOS and optoelectronic applications. In this work we will first review recent results on growth of thin and thick films of Ge on Si, technology for appropriate cleaning of Ge, surface passivation using high-κ dielectrics, and metal induced crystallization of amorphous Ge and dopant activation. Next we will review application of Ge for high performance MOSFETs. Innovative Si/Ge MOS heterostructures will be described with high on current and low off currents. Finally we will describe optical detectors and modulators for on-chip and off-chip interconnect. Successful integration of Ge on Si should allow continued scaling of silicon CMOS to below 22 nm node. ©The Electrochemical Society.

Dr. Karaman is supported by TUBITAK of Turkey through grant 106M33A We present the design of an integrated circuit (IC) that will be flip-chip bonded to a 16 x 16-element CMUT array. The IC provides 16 receive channels which can be configured to receive along either of the array diagonals or on any single row of the array. On transmit, all 256 elements can be used to transmit arbitrarily focused beams. Focused transmission with the full array is made possible by on-chip pulsers and memory. A 25-V pulser and 8-bit shift register is provided for each element of the array. Prior to each transmit, new values are loaded into the shift registers. Current-con trolled one-shots control the transmit pulse widths. Circuit simulations and the IC layout are presented. Simulations predict that delay values can be loaded in less than 1.3 mu s and show the generation of precisely timed pulses. The IC is being prepared for submission to National Semiconductor for fabrication in a high-voltage BiCMOS process. Türkiye Bilimsel ve Teknolojik Araştırma Kurumu (TÜBİTAK) Publisher's Version WOS:000260407801158

Optomechanical transduction is demonstrated for nanoscale torsional resonators evanescently coupled to optical microdisk whispering gallery mode resonators. The on-chip, integrated devices are measured using a fully fiber-based system, including a tapered and dimpled optical fiber probe. With a thermomechanically calibrated optomechanical noise floor down to 7 fm/sqrt(Hz), these devices open the door for a wide range of physical measurements involving extremely small torques, as little as 4x10^-20 N*m., 4 pages, 4 figures - Accepted to APL Oct 22nd, 2012. To appear in February 4th issue - as cover article

An optofluidic device is demonstrated with photonic components integrated onto the chip for use in fluorescence and scatter detection and counting applications. The device is fabricated by integrating the optical and fluidic components in a single functional layer. Optical excitation on-chip is accomplished via a waveguide integrated with a system of lenses that reforms the geometry of the beam in the microfluidic channel into a specific shape that is more suitable for reliable detection. Separate counting tests by detecting fluorescence and scattered signals from 2.5 and 6.0 μm beads were performed and found to show detection reliability comparable to that of conventional means of excitation and an improvement over other microchip-based designs. © 2012 Optical Society of America.

Performance and total cost of ownership (TCO) are key optimization metrics in large-scale data centers. According to these metrics, data centers designed with conventional server processors are inefficient. Recently introduced processors based on low-power cores can improve both throughput and energy efficiency compared to conventional server chips. However, a specialized Scale-Out Processor (SOP) architecture maximizes on-chip computing density to deliver the highest performance per TCO and performance per watt at the data-center level. © 2012 IEEE. 32 5 52 63 Cited By :16

We report a novel versatile method for the high yield production and on-chip integration of self-assembled globally oriented high-Q Whispering Gallery Mode (WGM) chalcogenide microresonators. The results of optical and material characterization of the spherical and spheroidal microresonators are given. © 2015 OSA.