Search

Your search keyword '"Youn-sik Park"' showing total 146 results

Search Constraints

Start Over You searched for: Author "Youn-sik Park" Remove constraint Author: "Youn-sik Park"
146 results on '"Youn-sik Park"'

Search Results

1. Three-Dimensional Sound Source Localization Using Inter-Channel Time Difference Trajectory

2. Eigenvalue Sensitivity Analysis for a Combined Beam Structure with Varying Constraints

3. A Study on Stability of Limit Cycle Walking Model with Feet: Parameter Study

4. Transient Response of an Impacted Beam and Indirect Impact Force Identification Using Strain Measurements

5. An Improved Finite Difference Type Numerical Method for Structural Dynamic Analysis

7. A 7.5Gb/s/pin LPDDR5 SDRAM With WCK Clocking and Non-Target ODT for High Speed and With DVFS, Internal Data Copy, and Deep-Sleep Mode for Low Power.

8. A 16-Gb, 18-Gb/s/pin GDDR6 DRAM With Per-Bit Trainable Single-Ended DFE and PLL-Less Clocking.

9. Dual-loop 2-step ZQ calibration for dedicated power supply voltage in LPDDR4 SDRAM.

10. A 16Gb 18Gb/S/pin GDDR6 DRAM with per-bit trainable single-ended DFE and PLL-less clocking.

13. 23.2 A 5Gb/s/pin 8Gb LPDDR4X SDRAM with power-isolated LVSTL and split-die architecture with 2-die ZQ calibration scheme.

17. A 7.5 Gb/s/pin 8-Gb LPDDR5 SDRAM With Various High-Speed and Low-Power Techniques

18. Application of Deep Reinforcement Learning to Dynamic Verification of DRAM Designs

21. A 16-Gb, 18-Gb/s/pin GDDR6 DRAM With Per-Bit Trainable Single-Ended DFE and PLL-Less Clocking

27. Dual-Loop Two-Step ZQ Calibration for Dynamic Voltage–Frequency Scaling in LPDDR4 SDRAM

28. 23.1 A 7.5Gb/s/pin LPDDR5 SDRAM With WCK Clocking and Non-Target ODT for High Speed and With DVFS, Internal Data Copy, and Deep-Sleep Mode for Low Power

29. Degree of fault isolability and active fault diagnosis for redundantly actuated vehicle system

31. A 16Gb 18Gb/S/pin GDDR6 DRAM with per-bit trainable single-ended DFE and PLL-less clocking

32. Dual-loop 2-step ZQ calibration for dedicated power supply voltage in LPDDR4 SDRAM

33. 23.2 A 5Gb/s/pin 8Gb LPDDR4X SDRAM with power-isolated LVSTL and split-die architecture with 2-die ZQ calibration scheme

34. An improved procedure for updating finite element model based on an interactive multiobjective programming

35. Sweet Spot Analysis of Linear Array System with a Large Number of Loudspeakers by Geometrical Approach Method

36. Design Observable Model of Direct Drive Motor for Air Gap Estimation when Input Disturbance is Impulse signal

37. A novel updating method of equivalent factor in ECMS for prolonging the lifetime of battery in fuel cell hybrid electric vehicle

38. Vector Base Amplitude Panning Based Noise Control Method for Improving the Amenity in Building Environment

39. Attitude Estimation for the Biped Robot with Vision and Gyro Sensor Fusion

40. Sound direction estimation using an artificial ear for robots

41. Spatially Mapped GCC Function Analysis for Multiple Source and Source Localization Method

43. Newly Designed HRTF Measurement System and its Analysis

44. Analysis on perceptual sensitivity to head-related impulse responses in the median plane

45. New Measure Representing Degree of Controllability for Disturbance Rejection

46. A probabilistic method for analysis of sound localization performance

47. Sound Source Localization Method Using Spatially Mapped GCC Functions

48. Look-ahead preview control application to the high-mobility tracked vehicle model with trailing arms

49. New approximations of external acoustic–structural interactions: Derivation and evaluation

Catalog

Books, media, physical & digital resources