18 results on '"Transactor"'
Search Results
2. Investigation into methods of predicting income from credit card holders using panel data
- Author
-
Osipenko, Denys, Crook, Jonathan, and Archibald, Tom
- Subjects
332.7 ,credit card ,utilisation rate ,customer behaviour ,logistic regression ,multinomial regression ,transition probability ,account state ,interest income ,transactional income ,total net income ,transactor ,revolver - Abstract
A credit card as a banking product has a dual nature both as a convenient loan and a payment tool. Credit card profitability prediction is a complex problem because of the variety of the card holders' behaviour patterns, a fluctuating balance, and different sources of interest and transactional income. The state of a credit card account depends on the type of card usage and payments delinquency, and can be defined as inactive, transactor, revolver, delinquent, and default. The proposed credit cards profit prediction model consists of four stages: i) utilisation rate and interest rate income prediction, ii) non-interest rate income prediction, iii) account state prediction with conditional transition probabilities, and iv) the aggregation of the partial models into total income estimation. This thesis describes an approach to credit card account-level profitability prediction based on multistate and multistage conditional probabilities models with different types of income and compares methods for the most accurate predictions. We use application, behavioural, card state, and macroeconomic characteristics as predictors. This thesis contains nine chapters: Introduction, Literature Review, six chapters giving descriptions of the data, methodologies and discussions of the results of the empirical investigation, and Conclusion. Introduction gives the key points and main aims of the current research and describes the general schema of the total income prediction model. Literature Review proposes a systematic analysis of academic work on loan profit modelling and highlights the gaps in the application of profit scoring to credit cards income prediction. Chapter 3 describes the data sample and gives the overview of characteristics. Chapter 4 is dedicated to the prediction of the credit limit utilisation and contains the comparative analysis of the predictive accuracy of different regression models. We apply five methods such as i) linear regression, ii) fractional regression, iii) beta-regression, iv) beta-transformation, and v) weighted logistic regression with data binary transformation for utilisation rate prediction for one- and two-stage models. Chapters 5 and 6 are dedicated to modelling the transition probabilities between credit card states. Chapter 5 describes the general model setups, model building methodology such as transition probability prediction with conditional binary logistic, ordinal, and multinomial regressions, the data sample description, the univariate analysis of predictors. Chapter 6 discusses regression estimation results for all types of regression and a comparative analysis of the models. Chapter 7 describes an approach to the non-interest rate income prediction and contains a comparative analysis of panel data regression techniques such as pooled and four random effect methods. We consider two sources of non-interest income generation: i) interchange fees and foreign exchange fees from transactions via pointof- sales (POS) and ii) ATM fees from cash withdrawals. We compare the predictive accuracy of a one-stage approach, which means the usage of a single linear model for the income amount estimation, and a two-stage approach, which means that the income amount conditional on the probability of POS and ATM transaction. Chapter 8 aggregates the results from the partial models into a single model for total income estimation. We assume that a credit card account does not have a single particular state and a single behavioural type in the future, but has a chance to move to any of possible states. The income prediction model is selected according to these states, and the transition probabilities are used as weights for the particular interest rate and non-interest rate income prediction models. Conclusion highlights the contributions of this research. We propose an innovative methodological approach for credit card income prediction as a system of models, which considers the estimation of the income from different sources and then aggregates the income estimations weighted by the states transition probabilities. The results of comparative analysis of regression methods for: i) utilization rate of credit limit and ii) non-interest income prediction, iii) the use of panel data with pooled and random effect for profit scoring, and iv) account level non-binary target transition probabilities estimation for credit cards can be used as benchmarks for further research and fill the gaps of empirical investigations in the literature. The estimation of the transition probability between states at the account level helps to avoid the memorylessness property of the Markov Chains approach. We have investigated the significance of predictors for models of this type. The proposed modelling approach can be applied for the development of business strategies such as credit limit management, customer segmentation by the profitability and behavioural type.
- Published
- 2018
3. Verification of 32-Bit Memory Using Layered Testbench with Optimum Functional Coverage and Constrained Randomization
- Author
-
Parshionikar, Sangeeta, Serrao, Sheryl, Kumar, Yash Ramesh, Kacprzyk, Janusz, Series Editor, Pal, Nikhil R., Advisory Editor, Bello Perez, Rafael, Advisory Editor, Corchado, Emilio S., Advisory Editor, Hagras, Hani, Advisory Editor, Kóczy, László T., Advisory Editor, Kreinovich, Vladik, Advisory Editor, Lin, Chin-Teng, Advisory Editor, Lu, Jie, Advisory Editor, Melin, Patricia, Advisory Editor, Nedjah, Nadia, Advisory Editor, Nguyen, Ngoc Thanh, Advisory Editor, Wang, Jun, Advisory Editor, Deshpande, Prachi, editor, Abraham, Ajith, editor, Iyer, Brijesh, editor, and Ma, Kun, editor
- Published
- 2021
- Full Text
- View/download PDF
4. Register-Transfer Level Correspondence Analysis
- Author
-
Herdt, Vladimir, Große, Daniel, Drechsler, Rolf, Herdt, Vladimir, Große, Daniel, and Drechsler, Rolf
- Published
- 2021
- Full Text
- View/download PDF
5. Transactor-Based Formal Verification of Real-Time Embedded Systems
- Author
-
Karlsson, D., Eles, P., Peng, Z., Ao, Sio-Iong, editor, Xu, Li, editor, and Villar, Eugenio, editor
- Published
- 2008
- Full Text
- View/download PDF
6. Natural Selection Among Replicators, Interactors and Transactors.
- Author
-
Bergandi, Donato
- Subjects
- *
NATURAL selection , *REPLICATION factors (Biochemistry) , *EMERGENCE (Philosophy) , *BIOLOGICAL evolution , *THEORY of knowledge ,SOCIAL aspects - Abstract
In evolutionary biology and ecology, ontological and epistemological perspectives based on the replicator and the interactor have become the background that makes it possible to transcend traditional biological levels of organization and to achieve a unified view of evolution in which replication and interaction are fundamental operating processes. Using the transactional perspective proposed originally by John Dewey and Arthur Fisher Bentley, a new ontological and methodological category is proposed here: the transactor. The transactional perspective, based on the concept of the transactor, bridges the dichotomy between organisms and environment that characterizes the interactional perspective on evolution and provides epistemological support for the emergentist, systemic view of evolutionary and developmental processes. [ABSTRACT FROM AUTHOR]
- Published
- 2013
7. Efficient co-simulation framework enhancing system-level power estimation for a platform-based SoC design
- Author
-
Lee, Je-Hoon, Kim, Sang-Choon, Kim, Young Hwan, and Cho, Kyoungrok
- Subjects
- *
SYSTEMS on a chip , *ESTIMATION theory , *STATISTICAL power analysis , *SIMULATION methods & models , *ENERGY consumption , *DATA analysis , *LOCAL area networks - Abstract
Abstract: This paper proposes a hardware–software (HW-SW) co-simulation framework that provides a unified system-level power estimation platform for analyzing efficiently both the total power consumption of the target SoC and the power profiles of its individual components. The proposed approach employs the trace-based technique that reflects the real-time behavior of the target SoC by applying various operation scenarios to the high-level model of target SoC. The trace data together with corresponding look-up table (LUT) is utilized for the power analysis. The trace data is also used to reduce the number of input vectors required to analyze the power consumption of large H/W designs through the trade-offs between the signal probability in the trace results and its effect on the power consumption. The effect of cache miss on power, occurring in the S/W program execution, is also considered in the proposed framework. The performance of the proposed approach was evaluated through the case study using the SoC design example of IEEE 802.11a wireless LAN modem. The case study illustrated that, by providing fast and accurate power analysis results, the proposed approach can enable SoC designers to manage the power consumption effectively through the reconstruction of the target SoC. The proposed framework maps all hardware IPs into FPGA. The trace based approach gets input vectors at transactor of the each IP and gets power consumption indexing a LUT. This hardware oriented technique reports the power estimation result faster than the conventional ones doing it at S/W level. [Copyright &y& Elsevier]
- Published
- 2011
- Full Text
- View/download PDF
8. Specification, Synthesis, and Simulation of Transactor Processes.
- Author
-
Balarin, Felice and Passerone, Roberto
- Subjects
- *
VERILOG (Computer hardware description language) , *COMPUTER simulation of integrated circuits , *COMPUTER software development , *COMPUTER architecture , *COMPUTER simulation , *SIMULATION methods & models , *COMPUTER network protocols , *COMPUTER interfaces , *INTERFACE circuits - Abstract
Transaction-level models promise to be the basis of the verification environment for the whole design process. Realizing this promise requires connecting transaction-level and register-transfer-level (RTL) blocks through a transactor, which translates back and forth between RTL signal-based communication and transaction-level function-call-based communication. Each transactor is associated with a pair of interfaces, one at RTL and one at transaction level. Typically, however, a pair of interfaces is associated with more than one transactor, each assuming a different role in the verification process. In this paper, we propose a methodology in which both the interfaces and their relation are captured by a single formal specification. By using the specification, we show how the code for all the transactors associated with a pair of interfaces can be automatically generated. Our synthesis algorithm avoids the state-explosion problems associated with certain features of the specification formalism, at the expense of a more sophisticated simulation algorithm. We describe three different code-generation techniques targeted at different verification languages: 1) C++; 2) Verilog; and 3) the combination of the two that is compliant with the Standard Co-Emulation Modeling Interface protocol. In addition, we present several case studies demonstrating that automatically generated transactors can indeed replace handcrafted ones in realistic designs. [ABSTRACT FROM AUTHOR]
- Published
- 2007
- Full Text
- View/download PDF
9. О сторонах и участниках сделок
- Subjects
сделка ,transaction ,многосторонняя сделка ,воля ,заключение сделки ,obligation ,обязательство ,transactor ,договор ,declaration of intention ,intention ,односторонняя сделка ,двусторонняя сделка ,unilateral transaction ,сторона сделки ,bilateral transaction ,участник сделки ,contract ,множественность лиц в обязательстве ,волеизъявление ,transaction party ,multilateral transaction ,plurality of persons in obligation ,consummation of a transaction - Abstract
Рассмотрено содержание и соотношение понятий «участник сделки» и «сторона сделки», впервые сформулированы их определения. Анализируются различия односторонних, двусторонних и многосторонних сделок. В качестве основополагающего критерия разграничения двусторонних и многосторонних сделок выявлена направленность воли их сторон. Аргументировано выделение видов многосторонних сделок в зависимости от направленности воли сторон последних. Исследовано правовое явление множественности участников сделки, составляющих одну её сторону, в различных видах сделок., The article deals with concept content and correlation of notions «transactor» and «transaction party», which are originally defined by author. Present research involves a benchmarking study of unilateral, bilateral and multilateral transactions. It is established that key factor of distinction between bilateral and multilateral transactions is party’s intention directivity. Multilateral transactions are on a reasonable basis divided into types in terms of its party’s intention directivity. The article investigates as well such legal phenomenon as plurality of transactors representing one transaction party in frames of various types of transactions., №4(57) (2019)
- Published
- 2018
- Full Text
- View/download PDF
10. Automatic generation of self-adaptive transactors from PSL assertions
- Author
-
Florenc Demrozi, Francesco Stefanni, and Graziano Pravadelli
- Subjects
010302 applied physics ,Computer science ,Semantics (computer science) ,business.industry ,Transactor, Transaction Level Modelling, assertion ,Transactor ,Self adaptive ,Hardware_PERFORMANCEANDRELIABILITY ,02 engineering and technology ,Transaction Level Modelling ,PSL ,01 natural sciences ,020202 computer hardware & architecture ,Set (abstract data type) ,assertion ,Encoding (memory) ,Embedded system ,0103 physical sciences ,Hardware_INTEGRATEDCIRCUITS ,0202 electrical engineering, electronic engineering, information engineering ,Communications protocol ,business ,Hardware_REGISTER-TRANSFER-LEVELIMPLEMENTATION ,Protocol (object-oriented programming) ,Hardware_LOGICDESIGN - Abstract
This paper presents an approach to automatically generate transactors that implement TLM protocols for RTL IPs, such that the RTL IPs can be abstracted towards corresponding TLM models and easily integrated inside a TLM virtual prototype. The obtained transactor is self-adaptive, since it allows plugging the target IP in the virtual prototype independently from the protocol implemented by the corresponding TLM initiator. The transactor is automatically created from the set of PSL assertions that describe the temporal behaviour of the communication protocol of the original RTL IP.
- Published
- 2016
11. The internal control system in the contributory organization (a school facility)
- Author
-
Leksová, Iva, Králíček, Vladimír, and Takáčová, Hana
- Subjects
Transactor ,The internal control system ,Řídící kontrola ,Příkazce operace ,Management control ,Hlavní účetní ,Budget Manager ,Chief Accountant ,Vnitřní kontrolní systém ,Správce rozpočtu - Abstract
The thesis is focused on the internal control system and its application in the contributory organization (a school facility). Currently, these organizations suppressed internal control system to the background despite the legal obligation of its introduction. The thesis is divided in a theoretical part, which is focused on the theory of the internal control system, and the reasons, why it is important to monitor the internal control system in educational institutions. In the practical part of the thesis the internal control system of the model contributory organization (school facility) will be evaluated and adjustments of the current state will be suggested. The main purpose of the thesis is to prove that the contributory organizations are not able to guarantee either the accuracy of internal control or its observance. The second purpose of the thesis is to prove that even controlling institutions do not follow or check internal control system as a complex problem.
- Published
- 2013
12. Automatic Transactor Generation in TLM by Exploiting EFSMs
- Author
-
Bombieri, Nicola and Fummi, Franco
- Subjects
IP Reuse ,Transactor ,Transaction-level Modeling - Published
- 2007
13. On the Automatic Transactor Generation for TLM-based Design Flows
- Author
-
Franco Fummi and Nicola Bombieri
- Subjects
Finite-state machine ,Computer science ,Transaction processing ,business.industry ,Transactor ,Design flow ,Extended finite-state machine ,Transaction-level Modeling ,IP reuse ,Reuse ,Embedded system ,Transaction-level modeling ,Systems design ,Software engineering ,business ,Hardware_REGISTER-TRANSFER-LEVELIMPLEMENTATION ,Abstraction (linguistics) - Abstract
Transaction Level Modeling (TLM) has been proposed as the leading strategy to address the always increasing complexity of digital systems design and verification. It allows designers to focus on the functionalities of the design, while abstracting away implementation details that will be added at lower abstraction levels. A TLM-based design flow can afford several advantages, such as, TLM-RTL mixed simulation, testbench and assertion reuse by exploiting the transactor concept. Nevertheless, transactors implementation and verification are duty of designers so far and their generation effort often overcomes the benefits of the TLM-based design adoption. In this paper a methodology is proposed to automate some parts of the transactor generation aiming at reaching their correct-by-construction implementation. The methodology relies on (i) the adoption a TLM API standard to ensure a correct refinement degree of transactors and (ii) the Extended Finite State Machine (EFSM) model to formally represent the communication environment through the generation process.
- Published
- 2006
- Full Text
- View/download PDF
14. Transactor-based Formal Verification of Real-time Embedded Systems
- Author
-
Karlsson, Daniel, Eles, Petru Ion, Peng, Zebo, Karlsson, Daniel, Eles, Petru Ion, and Peng, Zebo
- Abstract
With the increasing complexity of today-s embedded systems, there is a need to formally verify such designs at mixed abstraction levels. This is needed if some components are described at high levels of abstraction, whereas others are described at low levels. Components in single abstraction level designs communicate through channels, which capture essential features of the communication. If the connected components communicate at different abstraction levels, then these channels are replaced with transactors that translate requests back and forth between the abstraction levels. It is important that the transactor still preserves the external characteristics, e.g. timing, of the original channel. This chapter proposes a technique to generate such transactors. According to this technique, transactors are specified in a single formal language, which is capable of capturing timing aspects. The approach is especially targeted to formal verification.
- Published
- 2008
- Full Text
- View/download PDF
15. MBNA and Transactor Networks Announce Digital Wallet Program
- Subjects
Transactor ,Business ,News, opinion and commentary - Abstract
WILMINGTON, Del., June 15 /PRNewswire/ -- MBNA, the largest independent credit card issuer in the world, and Transactor Networks, a leading provider of online wallet technology, have launched a digital [...]
- Published
- 1999
16. WINCHESTER INSURANCE SYSTEMS: Transactor live in two more UK callcentres
- Subjects
Transactor ,Business ,Business, international - Abstract
M2 PRESSWIRE-2 March 1999-WINCHESTER INSURANCE SYSTEMS: Transactor live in two more UK callcentres (C)1994-99 M2 COMMUNICATIONS LTD RDATE:010399 WIS's Transactor Insurance Management System is live in two major call centres [...]
- Published
- 1999
17. TRANSACTOR-Instant Cheques a World First
- Subjects
New Product ,South Africa ,Banking ,Online Transaction Processing ,Financial Services ,Transactor - Published
- 1984
18. Transactors: Unifying Transactions and Actors
- Author
-
Lesani, Mohsen, Odersky, Martin, and Guerraoui, Rachid
- Subjects
Transactional memory ,Transactor ,Actors - Abstract
Composability and deadlock-freedom are important properties that are stated for transactional memory (TM). Commonly, the Semantics of TM requires linearization of transactions. It turns out that linearization of transactions that have cyclic communication brings incomposability and deadlock. Inspired from TM and Actors, this work proposes Transactors that provide facilities of isolation from TM and communication from Actors. We define the semantics of Transactors including support for cyclic transactional communication. An algorithm implementing this semantics is offered. The soundness of the algorithm is proved.
Catalog
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.